pmic8xxx-pwrkey.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /* Copyright (c) 2010-2011, Code Aurora Forum. All rights reserved.
  3. */
  4. #include <linux/module.h>
  5. #include <linux/kernel.h>
  6. #include <linux/errno.h>
  7. #include <linux/slab.h>
  8. #include <linux/input.h>
  9. #include <linux/interrupt.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/regmap.h>
  12. #include <linux/log2.h>
  13. #include <linux/of.h>
  14. #include <linux/of_device.h>
  15. #define PON_CNTL_1 0x1C
  16. #define PON_CNTL_PULL_UP BIT(7)
  17. #define PON_CNTL_TRIG_DELAY_MASK (0x7)
  18. #define PON_CNTL_1_PULL_UP_EN 0xe0
  19. #define PON_CNTL_1_USB_PWR_EN 0x10
  20. #define PON_CNTL_1_WD_EN_RESET 0x08
  21. #define PM8058_SLEEP_CTRL 0x02b
  22. #define PM8921_SLEEP_CTRL 0x10a
  23. #define SLEEP_CTRL_SMPL_EN_RESET 0x04
  24. /* Regulator master enable addresses */
  25. #define REG_PM8058_VREG_EN_MSM 0x018
  26. #define REG_PM8058_VREG_EN_GRP_5_4 0x1c8
  27. /* Regulator control registers for shutdown/reset */
  28. #define PM8058_S0_CTRL 0x004
  29. #define PM8058_S1_CTRL 0x005
  30. #define PM8058_S3_CTRL 0x111
  31. #define PM8058_L21_CTRL 0x120
  32. #define PM8058_L22_CTRL 0x121
  33. #define PM8058_REGULATOR_ENABLE_MASK 0x80
  34. #define PM8058_REGULATOR_ENABLE 0x80
  35. #define PM8058_REGULATOR_DISABLE 0x00
  36. #define PM8058_REGULATOR_PULL_DOWN_MASK 0x40
  37. #define PM8058_REGULATOR_PULL_DOWN_EN 0x40
  38. /* Buck CTRL register */
  39. #define PM8058_SMPS_LEGACY_VREF_SEL 0x20
  40. #define PM8058_SMPS_LEGACY_VPROG_MASK 0x1f
  41. #define PM8058_SMPS_ADVANCED_BAND_MASK 0xC0
  42. #define PM8058_SMPS_ADVANCED_BAND_SHIFT 6
  43. #define PM8058_SMPS_ADVANCED_VPROG_MASK 0x3f
  44. /* Buck TEST2 registers for shutdown/reset */
  45. #define PM8058_S0_TEST2 0x084
  46. #define PM8058_S1_TEST2 0x085
  47. #define PM8058_S3_TEST2 0x11a
  48. #define PM8058_REGULATOR_BANK_WRITE 0x80
  49. #define PM8058_REGULATOR_BANK_MASK 0x70
  50. #define PM8058_REGULATOR_BANK_SHIFT 4
  51. #define PM8058_REGULATOR_BANK_SEL(n) ((n) << PM8058_REGULATOR_BANK_SHIFT)
  52. /* Buck TEST2 register bank 1 */
  53. #define PM8058_SMPS_LEGACY_VLOW_SEL 0x01
  54. /* Buck TEST2 register bank 7 */
  55. #define PM8058_SMPS_ADVANCED_MODE_MASK 0x02
  56. #define PM8058_SMPS_ADVANCED_MODE 0x02
  57. #define PM8058_SMPS_LEGACY_MODE 0x00
  58. /**
  59. * struct pmic8xxx_pwrkey - pmic8xxx pwrkey information
  60. * @key_press_irq: key press irq number
  61. * @regmap: device regmap
  62. * @shutdown_fn: shutdown configuration function
  63. */
  64. struct pmic8xxx_pwrkey {
  65. int key_press_irq;
  66. struct regmap *regmap;
  67. int (*shutdown_fn)(struct pmic8xxx_pwrkey *, bool);
  68. };
  69. static irqreturn_t pwrkey_press_irq(int irq, void *_pwr)
  70. {
  71. struct input_dev *pwr = _pwr;
  72. input_report_key(pwr, KEY_POWER, 1);
  73. input_sync(pwr);
  74. return IRQ_HANDLED;
  75. }
  76. static irqreturn_t pwrkey_release_irq(int irq, void *_pwr)
  77. {
  78. struct input_dev *pwr = _pwr;
  79. input_report_key(pwr, KEY_POWER, 0);
  80. input_sync(pwr);
  81. return IRQ_HANDLED;
  82. }
  83. static int __maybe_unused pmic8xxx_pwrkey_suspend(struct device *dev)
  84. {
  85. struct pmic8xxx_pwrkey *pwrkey = dev_get_drvdata(dev);
  86. if (device_may_wakeup(dev))
  87. enable_irq_wake(pwrkey->key_press_irq);
  88. return 0;
  89. }
  90. static int __maybe_unused pmic8xxx_pwrkey_resume(struct device *dev)
  91. {
  92. struct pmic8xxx_pwrkey *pwrkey = dev_get_drvdata(dev);
  93. if (device_may_wakeup(dev))
  94. disable_irq_wake(pwrkey->key_press_irq);
  95. return 0;
  96. }
  97. static SIMPLE_DEV_PM_OPS(pm8xxx_pwr_key_pm_ops,
  98. pmic8xxx_pwrkey_suspend, pmic8xxx_pwrkey_resume);
  99. static void pmic8xxx_pwrkey_shutdown(struct platform_device *pdev)
  100. {
  101. struct pmic8xxx_pwrkey *pwrkey = platform_get_drvdata(pdev);
  102. int error;
  103. u8 mask, val;
  104. bool reset = system_state == SYSTEM_RESTART;
  105. if (pwrkey->shutdown_fn) {
  106. error = pwrkey->shutdown_fn(pwrkey, reset);
  107. if (error)
  108. return;
  109. }
  110. /*
  111. * Select action to perform (reset or shutdown) when PS_HOLD goes low.
  112. * Also ensure that KPD, CBL0, and CBL1 pull ups are enabled and that
  113. * USB charging is enabled.
  114. */
  115. mask = PON_CNTL_1_PULL_UP_EN | PON_CNTL_1_USB_PWR_EN;
  116. mask |= PON_CNTL_1_WD_EN_RESET;
  117. val = mask;
  118. if (!reset)
  119. val &= ~PON_CNTL_1_WD_EN_RESET;
  120. regmap_update_bits(pwrkey->regmap, PON_CNTL_1, mask, val);
  121. }
  122. /*
  123. * Set an SMPS regulator to be disabled in its CTRL register, but enabled
  124. * in the master enable register. Also set it's pull down enable bit.
  125. * Take care to make sure that the output voltage doesn't change if switching
  126. * from advanced mode to legacy mode.
  127. */
  128. static int pm8058_disable_smps_locally_set_pull_down(struct regmap *regmap,
  129. u16 ctrl_addr, u16 test2_addr, u16 master_enable_addr,
  130. u8 master_enable_bit)
  131. {
  132. int error;
  133. u8 vref_sel, vlow_sel, band, vprog, bank;
  134. unsigned int reg;
  135. bank = PM8058_REGULATOR_BANK_SEL(7);
  136. error = regmap_write(regmap, test2_addr, bank);
  137. if (error)
  138. return error;
  139. error = regmap_read(regmap, test2_addr, &reg);
  140. if (error)
  141. return error;
  142. reg &= PM8058_SMPS_ADVANCED_MODE_MASK;
  143. /* Check if in advanced mode. */
  144. if (reg == PM8058_SMPS_ADVANCED_MODE) {
  145. /* Determine current output voltage. */
  146. error = regmap_read(regmap, ctrl_addr, &reg);
  147. if (error)
  148. return error;
  149. band = reg & PM8058_SMPS_ADVANCED_BAND_MASK;
  150. band >>= PM8058_SMPS_ADVANCED_BAND_SHIFT;
  151. switch (band) {
  152. case 3:
  153. vref_sel = 0;
  154. vlow_sel = 0;
  155. break;
  156. case 2:
  157. vref_sel = PM8058_SMPS_LEGACY_VREF_SEL;
  158. vlow_sel = 0;
  159. break;
  160. case 1:
  161. vref_sel = PM8058_SMPS_LEGACY_VREF_SEL;
  162. vlow_sel = PM8058_SMPS_LEGACY_VLOW_SEL;
  163. break;
  164. default:
  165. pr_err("%s: regulator already disabled\n", __func__);
  166. return -EPERM;
  167. }
  168. vprog = reg & PM8058_SMPS_ADVANCED_VPROG_MASK;
  169. /* Round up if fine step is in use. */
  170. vprog = (vprog + 1) >> 1;
  171. if (vprog > PM8058_SMPS_LEGACY_VPROG_MASK)
  172. vprog = PM8058_SMPS_LEGACY_VPROG_MASK;
  173. /* Set VLOW_SEL bit. */
  174. bank = PM8058_REGULATOR_BANK_SEL(1);
  175. error = regmap_write(regmap, test2_addr, bank);
  176. if (error)
  177. return error;
  178. error = regmap_update_bits(regmap, test2_addr,
  179. PM8058_REGULATOR_BANK_WRITE | PM8058_REGULATOR_BANK_MASK
  180. | PM8058_SMPS_LEGACY_VLOW_SEL,
  181. PM8058_REGULATOR_BANK_WRITE |
  182. PM8058_REGULATOR_BANK_SEL(1) | vlow_sel);
  183. if (error)
  184. return error;
  185. /* Switch to legacy mode */
  186. bank = PM8058_REGULATOR_BANK_SEL(7);
  187. error = regmap_write(regmap, test2_addr, bank);
  188. if (error)
  189. return error;
  190. error = regmap_update_bits(regmap, test2_addr,
  191. PM8058_REGULATOR_BANK_WRITE |
  192. PM8058_REGULATOR_BANK_MASK |
  193. PM8058_SMPS_ADVANCED_MODE_MASK,
  194. PM8058_REGULATOR_BANK_WRITE |
  195. PM8058_REGULATOR_BANK_SEL(7) |
  196. PM8058_SMPS_LEGACY_MODE);
  197. if (error)
  198. return error;
  199. /* Enable locally, enable pull down, keep voltage the same. */
  200. error = regmap_update_bits(regmap, ctrl_addr,
  201. PM8058_REGULATOR_ENABLE_MASK |
  202. PM8058_REGULATOR_PULL_DOWN_MASK |
  203. PM8058_SMPS_LEGACY_VREF_SEL |
  204. PM8058_SMPS_LEGACY_VPROG_MASK,
  205. PM8058_REGULATOR_ENABLE | PM8058_REGULATOR_PULL_DOWN_EN
  206. | vref_sel | vprog);
  207. if (error)
  208. return error;
  209. }
  210. /* Enable in master control register. */
  211. error = regmap_update_bits(regmap, master_enable_addr,
  212. master_enable_bit, master_enable_bit);
  213. if (error)
  214. return error;
  215. /* Disable locally and enable pull down. */
  216. return regmap_update_bits(regmap, ctrl_addr,
  217. PM8058_REGULATOR_ENABLE_MASK | PM8058_REGULATOR_PULL_DOWN_MASK,
  218. PM8058_REGULATOR_DISABLE | PM8058_REGULATOR_PULL_DOWN_EN);
  219. }
  220. static int pm8058_disable_ldo_locally_set_pull_down(struct regmap *regmap,
  221. u16 ctrl_addr, u16 master_enable_addr, u8 master_enable_bit)
  222. {
  223. int error;
  224. /* Enable LDO in master control register. */
  225. error = regmap_update_bits(regmap, master_enable_addr,
  226. master_enable_bit, master_enable_bit);
  227. if (error)
  228. return error;
  229. /* Disable LDO in CTRL register and set pull down */
  230. return regmap_update_bits(regmap, ctrl_addr,
  231. PM8058_REGULATOR_ENABLE_MASK | PM8058_REGULATOR_PULL_DOWN_MASK,
  232. PM8058_REGULATOR_DISABLE | PM8058_REGULATOR_PULL_DOWN_EN);
  233. }
  234. static int pm8058_pwrkey_shutdown(struct pmic8xxx_pwrkey *pwrkey, bool reset)
  235. {
  236. int error;
  237. struct regmap *regmap = pwrkey->regmap;
  238. u8 mask, val;
  239. /* When shutting down, enable active pulldowns on important rails. */
  240. if (!reset) {
  241. /* Disable SMPS's 0,1,3 locally and set pulldown enable bits. */
  242. pm8058_disable_smps_locally_set_pull_down(regmap,
  243. PM8058_S0_CTRL, PM8058_S0_TEST2,
  244. REG_PM8058_VREG_EN_MSM, BIT(7));
  245. pm8058_disable_smps_locally_set_pull_down(regmap,
  246. PM8058_S1_CTRL, PM8058_S1_TEST2,
  247. REG_PM8058_VREG_EN_MSM, BIT(6));
  248. pm8058_disable_smps_locally_set_pull_down(regmap,
  249. PM8058_S3_CTRL, PM8058_S3_TEST2,
  250. REG_PM8058_VREG_EN_GRP_5_4, BIT(7) | BIT(4));
  251. /* Disable LDO 21 locally and set pulldown enable bit. */
  252. pm8058_disable_ldo_locally_set_pull_down(regmap,
  253. PM8058_L21_CTRL, REG_PM8058_VREG_EN_GRP_5_4,
  254. BIT(1));
  255. }
  256. /*
  257. * Fix-up: Set regulator LDO22 to 1.225 V in high power mode. Leave its
  258. * pull-down state intact. This ensures a safe shutdown.
  259. */
  260. error = regmap_update_bits(regmap, PM8058_L22_CTRL, 0xbf, 0x93);
  261. if (error)
  262. return error;
  263. /* Enable SMPL if resetting is desired */
  264. mask = SLEEP_CTRL_SMPL_EN_RESET;
  265. val = 0;
  266. if (reset)
  267. val = mask;
  268. return regmap_update_bits(regmap, PM8058_SLEEP_CTRL, mask, val);
  269. }
  270. static int pm8921_pwrkey_shutdown(struct pmic8xxx_pwrkey *pwrkey, bool reset)
  271. {
  272. struct regmap *regmap = pwrkey->regmap;
  273. u8 mask = SLEEP_CTRL_SMPL_EN_RESET;
  274. u8 val = 0;
  275. /* Enable SMPL if resetting is desired */
  276. if (reset)
  277. val = mask;
  278. return regmap_update_bits(regmap, PM8921_SLEEP_CTRL, mask, val);
  279. }
  280. static int pmic8xxx_pwrkey_probe(struct platform_device *pdev)
  281. {
  282. struct input_dev *pwr;
  283. int key_release_irq = platform_get_irq(pdev, 0);
  284. int key_press_irq = platform_get_irq(pdev, 1);
  285. int err;
  286. unsigned int delay;
  287. unsigned int pon_cntl;
  288. struct regmap *regmap;
  289. struct pmic8xxx_pwrkey *pwrkey;
  290. u32 kpd_delay;
  291. bool pull_up;
  292. if (of_property_read_u32(pdev->dev.of_node, "debounce", &kpd_delay))
  293. kpd_delay = 15625;
  294. /* Valid range of pwr key trigger delay is 1/64 sec to 2 seconds. */
  295. if (kpd_delay > USEC_PER_SEC * 2 || kpd_delay < USEC_PER_SEC / 64) {
  296. dev_err(&pdev->dev, "invalid power key trigger delay\n");
  297. return -EINVAL;
  298. }
  299. pull_up = of_property_read_bool(pdev->dev.of_node, "pull-up");
  300. regmap = dev_get_regmap(pdev->dev.parent, NULL);
  301. if (!regmap) {
  302. dev_err(&pdev->dev, "failed to locate regmap for the device\n");
  303. return -ENODEV;
  304. }
  305. pwrkey = devm_kzalloc(&pdev->dev, sizeof(*pwrkey), GFP_KERNEL);
  306. if (!pwrkey)
  307. return -ENOMEM;
  308. pwrkey->shutdown_fn = of_device_get_match_data(&pdev->dev);
  309. pwrkey->regmap = regmap;
  310. pwrkey->key_press_irq = key_press_irq;
  311. pwr = devm_input_allocate_device(&pdev->dev);
  312. if (!pwr) {
  313. dev_dbg(&pdev->dev, "Can't allocate power button\n");
  314. return -ENOMEM;
  315. }
  316. input_set_capability(pwr, EV_KEY, KEY_POWER);
  317. pwr->name = "pmic8xxx_pwrkey";
  318. pwr->phys = "pmic8xxx_pwrkey/input0";
  319. delay = (kpd_delay << 6) / USEC_PER_SEC;
  320. delay = ilog2(delay);
  321. err = regmap_read(regmap, PON_CNTL_1, &pon_cntl);
  322. if (err < 0) {
  323. dev_err(&pdev->dev, "failed reading PON_CNTL_1 err=%d\n", err);
  324. return err;
  325. }
  326. pon_cntl &= ~PON_CNTL_TRIG_DELAY_MASK;
  327. pon_cntl |= (delay & PON_CNTL_TRIG_DELAY_MASK);
  328. if (pull_up)
  329. pon_cntl |= PON_CNTL_PULL_UP;
  330. else
  331. pon_cntl &= ~PON_CNTL_PULL_UP;
  332. err = regmap_write(regmap, PON_CNTL_1, pon_cntl);
  333. if (err < 0) {
  334. dev_err(&pdev->dev, "failed writing PON_CNTL_1 err=%d\n", err);
  335. return err;
  336. }
  337. err = devm_request_irq(&pdev->dev, key_press_irq, pwrkey_press_irq,
  338. IRQF_TRIGGER_RISING,
  339. "pmic8xxx_pwrkey_press", pwr);
  340. if (err) {
  341. dev_err(&pdev->dev, "Can't get %d IRQ for pwrkey: %d\n",
  342. key_press_irq, err);
  343. return err;
  344. }
  345. err = devm_request_irq(&pdev->dev, key_release_irq, pwrkey_release_irq,
  346. IRQF_TRIGGER_RISING,
  347. "pmic8xxx_pwrkey_release", pwr);
  348. if (err) {
  349. dev_err(&pdev->dev, "Can't get %d IRQ for pwrkey: %d\n",
  350. key_release_irq, err);
  351. return err;
  352. }
  353. err = input_register_device(pwr);
  354. if (err) {
  355. dev_err(&pdev->dev, "Can't register power key: %d\n", err);
  356. return err;
  357. }
  358. platform_set_drvdata(pdev, pwrkey);
  359. device_init_wakeup(&pdev->dev, 1);
  360. return 0;
  361. }
  362. static const struct of_device_id pm8xxx_pwr_key_id_table[] = {
  363. { .compatible = "qcom,pm8058-pwrkey", .data = &pm8058_pwrkey_shutdown },
  364. { .compatible = "qcom,pm8921-pwrkey", .data = &pm8921_pwrkey_shutdown },
  365. { }
  366. };
  367. MODULE_DEVICE_TABLE(of, pm8xxx_pwr_key_id_table);
  368. static struct platform_driver pmic8xxx_pwrkey_driver = {
  369. .probe = pmic8xxx_pwrkey_probe,
  370. .shutdown = pmic8xxx_pwrkey_shutdown,
  371. .driver = {
  372. .name = "pm8xxx-pwrkey",
  373. .pm = &pm8xxx_pwr_key_pm_ops,
  374. .of_match_table = pm8xxx_pwr_key_id_table,
  375. },
  376. };
  377. module_platform_driver(pmic8xxx_pwrkey_driver);
  378. MODULE_ALIAS("platform:pmic8xxx_pwrkey");
  379. MODULE_DESCRIPTION("PMIC8XXX Power Key driver");
  380. MODULE_LICENSE("GPL v2");
  381. MODULE_AUTHOR("Trilok Soni <[email protected]>");