e7xxx_edac.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603
  1. /*
  2. * Intel e7xxx Memory Controller kernel module
  3. * (C) 2003 Linux Networx (http://lnxi.com)
  4. * This file may be distributed under the terms of the
  5. * GNU General Public License.
  6. *
  7. * See "enum e7xxx_chips" below for supported chipsets
  8. *
  9. * Written by Thayne Harbaugh
  10. * Based on work by Dan Hollis <goemon at anime dot net> and others.
  11. * http://www.anime.net/~goemon/linux-ecc/
  12. *
  13. * Datasheet:
  14. * http://www.intel.com/content/www/us/en/chipsets/e7501-chipset-memory-controller-hub-datasheet.html
  15. *
  16. * Contributors:
  17. * Eric Biederman (Linux Networx)
  18. * Tom Zimmerman (Linux Networx)
  19. * Jim Garlick (Lawrence Livermore National Labs)
  20. * Dave Peterson (Lawrence Livermore National Labs)
  21. * That One Guy (Some other place)
  22. * Wang Zhenyu (intel.com)
  23. *
  24. * $Id: edac_e7xxx.c,v 1.5.2.9 2005/10/05 00:43:44 dsp_llnl Exp $
  25. *
  26. */
  27. #include <linux/module.h>
  28. #include <linux/init.h>
  29. #include <linux/pci.h>
  30. #include <linux/pci_ids.h>
  31. #include <linux/edac.h>
  32. #include "edac_module.h"
  33. #define EDAC_MOD_STR "e7xxx_edac"
  34. #define e7xxx_printk(level, fmt, arg...) \
  35. edac_printk(level, "e7xxx", fmt, ##arg)
  36. #define e7xxx_mc_printk(mci, level, fmt, arg...) \
  37. edac_mc_chipset_printk(mci, level, "e7xxx", fmt, ##arg)
  38. #ifndef PCI_DEVICE_ID_INTEL_7205_0
  39. #define PCI_DEVICE_ID_INTEL_7205_0 0x255d
  40. #endif /* PCI_DEVICE_ID_INTEL_7205_0 */
  41. #ifndef PCI_DEVICE_ID_INTEL_7205_1_ERR
  42. #define PCI_DEVICE_ID_INTEL_7205_1_ERR 0x2551
  43. #endif /* PCI_DEVICE_ID_INTEL_7205_1_ERR */
  44. #ifndef PCI_DEVICE_ID_INTEL_7500_0
  45. #define PCI_DEVICE_ID_INTEL_7500_0 0x2540
  46. #endif /* PCI_DEVICE_ID_INTEL_7500_0 */
  47. #ifndef PCI_DEVICE_ID_INTEL_7500_1_ERR
  48. #define PCI_DEVICE_ID_INTEL_7500_1_ERR 0x2541
  49. #endif /* PCI_DEVICE_ID_INTEL_7500_1_ERR */
  50. #ifndef PCI_DEVICE_ID_INTEL_7501_0
  51. #define PCI_DEVICE_ID_INTEL_7501_0 0x254c
  52. #endif /* PCI_DEVICE_ID_INTEL_7501_0 */
  53. #ifndef PCI_DEVICE_ID_INTEL_7501_1_ERR
  54. #define PCI_DEVICE_ID_INTEL_7501_1_ERR 0x2541
  55. #endif /* PCI_DEVICE_ID_INTEL_7501_1_ERR */
  56. #ifndef PCI_DEVICE_ID_INTEL_7505_0
  57. #define PCI_DEVICE_ID_INTEL_7505_0 0x2550
  58. #endif /* PCI_DEVICE_ID_INTEL_7505_0 */
  59. #ifndef PCI_DEVICE_ID_INTEL_7505_1_ERR
  60. #define PCI_DEVICE_ID_INTEL_7505_1_ERR 0x2551
  61. #endif /* PCI_DEVICE_ID_INTEL_7505_1_ERR */
  62. #define E7XXX_NR_CSROWS 8 /* number of csrows */
  63. #define E7XXX_NR_DIMMS 8 /* 2 channels, 4 dimms/channel */
  64. /* E7XXX register addresses - device 0 function 0 */
  65. #define E7XXX_DRB 0x60 /* DRAM row boundary register (8b) */
  66. #define E7XXX_DRA 0x70 /* DRAM row attribute register (8b) */
  67. /*
  68. * 31 Device width row 7 0=x8 1=x4
  69. * 27 Device width row 6
  70. * 23 Device width row 5
  71. * 19 Device width row 4
  72. * 15 Device width row 3
  73. * 11 Device width row 2
  74. * 7 Device width row 1
  75. * 3 Device width row 0
  76. */
  77. #define E7XXX_DRC 0x7C /* DRAM controller mode reg (32b) */
  78. /*
  79. * 22 Number channels 0=1,1=2
  80. * 19:18 DRB Granularity 32/64MB
  81. */
  82. #define E7XXX_TOLM 0xC4 /* DRAM top of low memory reg (16b) */
  83. #define E7XXX_REMAPBASE 0xC6 /* DRAM remap base address reg (16b) */
  84. #define E7XXX_REMAPLIMIT 0xC8 /* DRAM remap limit address reg (16b) */
  85. /* E7XXX register addresses - device 0 function 1 */
  86. #define E7XXX_DRAM_FERR 0x80 /* DRAM first error register (8b) */
  87. #define E7XXX_DRAM_NERR 0x82 /* DRAM next error register (8b) */
  88. #define E7XXX_DRAM_CELOG_ADD 0xA0 /* DRAM first correctable memory */
  89. /* error address register (32b) */
  90. /*
  91. * 31:28 Reserved
  92. * 27:6 CE address (4k block 33:12)
  93. * 5:0 Reserved
  94. */
  95. #define E7XXX_DRAM_UELOG_ADD 0xB0 /* DRAM first uncorrectable memory */
  96. /* error address register (32b) */
  97. /*
  98. * 31:28 Reserved
  99. * 27:6 CE address (4k block 33:12)
  100. * 5:0 Reserved
  101. */
  102. #define E7XXX_DRAM_CELOG_SYNDROME 0xD0 /* DRAM first correctable memory */
  103. /* error syndrome register (16b) */
  104. enum e7xxx_chips {
  105. E7500 = 0,
  106. E7501,
  107. E7505,
  108. E7205,
  109. };
  110. struct e7xxx_pvt {
  111. struct pci_dev *bridge_ck;
  112. u32 tolm;
  113. u32 remapbase;
  114. u32 remaplimit;
  115. const struct e7xxx_dev_info *dev_info;
  116. };
  117. struct e7xxx_dev_info {
  118. u16 err_dev;
  119. const char *ctl_name;
  120. };
  121. struct e7xxx_error_info {
  122. u8 dram_ferr;
  123. u8 dram_nerr;
  124. u32 dram_celog_add;
  125. u16 dram_celog_syndrome;
  126. u32 dram_uelog_add;
  127. };
  128. static struct edac_pci_ctl_info *e7xxx_pci;
  129. static const struct e7xxx_dev_info e7xxx_devs[] = {
  130. [E7500] = {
  131. .err_dev = PCI_DEVICE_ID_INTEL_7500_1_ERR,
  132. .ctl_name = "E7500"},
  133. [E7501] = {
  134. .err_dev = PCI_DEVICE_ID_INTEL_7501_1_ERR,
  135. .ctl_name = "E7501"},
  136. [E7505] = {
  137. .err_dev = PCI_DEVICE_ID_INTEL_7505_1_ERR,
  138. .ctl_name = "E7505"},
  139. [E7205] = {
  140. .err_dev = PCI_DEVICE_ID_INTEL_7205_1_ERR,
  141. .ctl_name = "E7205"},
  142. };
  143. /* FIXME - is this valid for both SECDED and S4ECD4ED? */
  144. static inline int e7xxx_find_channel(u16 syndrome)
  145. {
  146. edac_dbg(3, "\n");
  147. if ((syndrome & 0xff00) == 0)
  148. return 0;
  149. if ((syndrome & 0x00ff) == 0)
  150. return 1;
  151. if ((syndrome & 0xf000) == 0 || (syndrome & 0x0f00) == 0)
  152. return 0;
  153. return 1;
  154. }
  155. static unsigned long ctl_page_to_phys(struct mem_ctl_info *mci,
  156. unsigned long page)
  157. {
  158. u32 remap;
  159. struct e7xxx_pvt *pvt = (struct e7xxx_pvt *)mci->pvt_info;
  160. edac_dbg(3, "\n");
  161. if ((page < pvt->tolm) ||
  162. ((page >= 0x100000) && (page < pvt->remapbase)))
  163. return page;
  164. remap = (page - pvt->tolm) + pvt->remapbase;
  165. if (remap < pvt->remaplimit)
  166. return remap;
  167. e7xxx_printk(KERN_ERR, "Invalid page %lx - out of range\n", page);
  168. return pvt->tolm - 1;
  169. }
  170. static void process_ce(struct mem_ctl_info *mci, struct e7xxx_error_info *info)
  171. {
  172. u32 error_1b, page;
  173. u16 syndrome;
  174. int row;
  175. int channel;
  176. edac_dbg(3, "\n");
  177. /* read the error address */
  178. error_1b = info->dram_celog_add;
  179. /* FIXME - should use PAGE_SHIFT */
  180. page = error_1b >> 6; /* convert the address to 4k page */
  181. /* read the syndrome */
  182. syndrome = info->dram_celog_syndrome;
  183. /* FIXME - check for -1 */
  184. row = edac_mc_find_csrow_by_page(mci, page);
  185. /* convert syndrome to channel */
  186. channel = e7xxx_find_channel(syndrome);
  187. edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, 1, page, 0, syndrome,
  188. row, channel, -1, "e7xxx CE", "");
  189. }
  190. static void process_ce_no_info(struct mem_ctl_info *mci)
  191. {
  192. edac_dbg(3, "\n");
  193. edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, 1, 0, 0, 0, -1, -1, -1,
  194. "e7xxx CE log register overflow", "");
  195. }
  196. static void process_ue(struct mem_ctl_info *mci, struct e7xxx_error_info *info)
  197. {
  198. u32 error_2b, block_page;
  199. int row;
  200. edac_dbg(3, "\n");
  201. /* read the error address */
  202. error_2b = info->dram_uelog_add;
  203. /* FIXME - should use PAGE_SHIFT */
  204. block_page = error_2b >> 6; /* convert to 4k address */
  205. row = edac_mc_find_csrow_by_page(mci, block_page);
  206. edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1, block_page, 0, 0,
  207. row, -1, -1, "e7xxx UE", "");
  208. }
  209. static void process_ue_no_info(struct mem_ctl_info *mci)
  210. {
  211. edac_dbg(3, "\n");
  212. edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1, 0, 0, 0, -1, -1, -1,
  213. "e7xxx UE log register overflow", "");
  214. }
  215. static void e7xxx_get_error_info(struct mem_ctl_info *mci,
  216. struct e7xxx_error_info *info)
  217. {
  218. struct e7xxx_pvt *pvt;
  219. pvt = (struct e7xxx_pvt *)mci->pvt_info;
  220. pci_read_config_byte(pvt->bridge_ck, E7XXX_DRAM_FERR, &info->dram_ferr);
  221. pci_read_config_byte(pvt->bridge_ck, E7XXX_DRAM_NERR, &info->dram_nerr);
  222. if ((info->dram_ferr & 1) || (info->dram_nerr & 1)) {
  223. pci_read_config_dword(pvt->bridge_ck, E7XXX_DRAM_CELOG_ADD,
  224. &info->dram_celog_add);
  225. pci_read_config_word(pvt->bridge_ck,
  226. E7XXX_DRAM_CELOG_SYNDROME,
  227. &info->dram_celog_syndrome);
  228. }
  229. if ((info->dram_ferr & 2) || (info->dram_nerr & 2))
  230. pci_read_config_dword(pvt->bridge_ck, E7XXX_DRAM_UELOG_ADD,
  231. &info->dram_uelog_add);
  232. if (info->dram_ferr & 3)
  233. pci_write_bits8(pvt->bridge_ck, E7XXX_DRAM_FERR, 0x03, 0x03);
  234. if (info->dram_nerr & 3)
  235. pci_write_bits8(pvt->bridge_ck, E7XXX_DRAM_NERR, 0x03, 0x03);
  236. }
  237. static int e7xxx_process_error_info(struct mem_ctl_info *mci,
  238. struct e7xxx_error_info *info,
  239. int handle_errors)
  240. {
  241. int error_found;
  242. error_found = 0;
  243. /* decode and report errors */
  244. if (info->dram_ferr & 1) { /* check first error correctable */
  245. error_found = 1;
  246. if (handle_errors)
  247. process_ce(mci, info);
  248. }
  249. if (info->dram_ferr & 2) { /* check first error uncorrectable */
  250. error_found = 1;
  251. if (handle_errors)
  252. process_ue(mci, info);
  253. }
  254. if (info->dram_nerr & 1) { /* check next error correctable */
  255. error_found = 1;
  256. if (handle_errors) {
  257. if (info->dram_ferr & 1)
  258. process_ce_no_info(mci);
  259. else
  260. process_ce(mci, info);
  261. }
  262. }
  263. if (info->dram_nerr & 2) { /* check next error uncorrectable */
  264. error_found = 1;
  265. if (handle_errors) {
  266. if (info->dram_ferr & 2)
  267. process_ue_no_info(mci);
  268. else
  269. process_ue(mci, info);
  270. }
  271. }
  272. return error_found;
  273. }
  274. static void e7xxx_check(struct mem_ctl_info *mci)
  275. {
  276. struct e7xxx_error_info info;
  277. e7xxx_get_error_info(mci, &info);
  278. e7xxx_process_error_info(mci, &info, 1);
  279. }
  280. /* Return 1 if dual channel mode is active. Else return 0. */
  281. static inline int dual_channel_active(u32 drc, int dev_idx)
  282. {
  283. return (dev_idx == E7501) ? ((drc >> 22) & 0x1) : 1;
  284. }
  285. /* Return DRB granularity (0=32mb, 1=64mb). */
  286. static inline int drb_granularity(u32 drc, int dev_idx)
  287. {
  288. /* only e7501 can be single channel */
  289. return (dev_idx == E7501) ? ((drc >> 18) & 0x3) : 1;
  290. }
  291. static void e7xxx_init_csrows(struct mem_ctl_info *mci, struct pci_dev *pdev,
  292. int dev_idx, u32 drc)
  293. {
  294. unsigned long last_cumul_size;
  295. int index, j;
  296. u8 value;
  297. u32 dra, cumul_size, nr_pages;
  298. int drc_chan, drc_drbg, drc_ddim, mem_dev;
  299. struct csrow_info *csrow;
  300. struct dimm_info *dimm;
  301. enum edac_type edac_mode;
  302. pci_read_config_dword(pdev, E7XXX_DRA, &dra);
  303. drc_chan = dual_channel_active(drc, dev_idx);
  304. drc_drbg = drb_granularity(drc, dev_idx);
  305. drc_ddim = (drc >> 20) & 0x3;
  306. last_cumul_size = 0;
  307. /* The dram row boundary (DRB) reg values are boundary address
  308. * for each DRAM row with a granularity of 32 or 64MB (single/dual
  309. * channel operation). DRB regs are cumulative; therefore DRB7 will
  310. * contain the total memory contained in all eight rows.
  311. */
  312. for (index = 0; index < mci->nr_csrows; index++) {
  313. /* mem_dev 0=x8, 1=x4 */
  314. mem_dev = (dra >> (index * 4 + 3)) & 0x1;
  315. csrow = mci->csrows[index];
  316. pci_read_config_byte(pdev, E7XXX_DRB + index, &value);
  317. /* convert a 64 or 32 MiB DRB to a page size. */
  318. cumul_size = value << (25 + drc_drbg - PAGE_SHIFT);
  319. edac_dbg(3, "(%d) cumul_size 0x%x\n", index, cumul_size);
  320. if (cumul_size == last_cumul_size)
  321. continue; /* not populated */
  322. csrow->first_page = last_cumul_size;
  323. csrow->last_page = cumul_size - 1;
  324. nr_pages = cumul_size - last_cumul_size;
  325. last_cumul_size = cumul_size;
  326. /*
  327. * if single channel or x8 devices then SECDED
  328. * if dual channel and x4 then S4ECD4ED
  329. */
  330. if (drc_ddim) {
  331. if (drc_chan && mem_dev) {
  332. edac_mode = EDAC_S4ECD4ED;
  333. mci->edac_cap |= EDAC_FLAG_S4ECD4ED;
  334. } else {
  335. edac_mode = EDAC_SECDED;
  336. mci->edac_cap |= EDAC_FLAG_SECDED;
  337. }
  338. } else
  339. edac_mode = EDAC_NONE;
  340. for (j = 0; j < drc_chan + 1; j++) {
  341. dimm = csrow->channels[j]->dimm;
  342. dimm->nr_pages = nr_pages / (drc_chan + 1);
  343. dimm->grain = 1 << 12; /* 4KiB - resolution of CELOG */
  344. dimm->mtype = MEM_RDDR; /* only one type supported */
  345. dimm->dtype = mem_dev ? DEV_X4 : DEV_X8;
  346. dimm->edac_mode = edac_mode;
  347. }
  348. }
  349. }
  350. static int e7xxx_probe1(struct pci_dev *pdev, int dev_idx)
  351. {
  352. u16 pci_data;
  353. struct mem_ctl_info *mci = NULL;
  354. struct edac_mc_layer layers[2];
  355. struct e7xxx_pvt *pvt = NULL;
  356. u32 drc;
  357. int drc_chan;
  358. struct e7xxx_error_info discard;
  359. edac_dbg(0, "mci\n");
  360. pci_read_config_dword(pdev, E7XXX_DRC, &drc);
  361. drc_chan = dual_channel_active(drc, dev_idx);
  362. /*
  363. * According with the datasheet, this device has a maximum of
  364. * 4 DIMMS per channel, either single-rank or dual-rank. So, the
  365. * total amount of dimms is 8 (E7XXX_NR_DIMMS).
  366. * That means that the DIMM is mapped as CSROWs, and the channel
  367. * will map the rank. So, an error to either channel should be
  368. * attributed to the same dimm.
  369. */
  370. layers[0].type = EDAC_MC_LAYER_CHIP_SELECT;
  371. layers[0].size = E7XXX_NR_CSROWS;
  372. layers[0].is_virt_csrow = true;
  373. layers[1].type = EDAC_MC_LAYER_CHANNEL;
  374. layers[1].size = drc_chan + 1;
  375. layers[1].is_virt_csrow = false;
  376. mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers, sizeof(*pvt));
  377. if (mci == NULL)
  378. return -ENOMEM;
  379. edac_dbg(3, "init mci\n");
  380. mci->mtype_cap = MEM_FLAG_RDDR;
  381. mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_SECDED |
  382. EDAC_FLAG_S4ECD4ED;
  383. /* FIXME - what if different memory types are in different csrows? */
  384. mci->mod_name = EDAC_MOD_STR;
  385. mci->pdev = &pdev->dev;
  386. edac_dbg(3, "init pvt\n");
  387. pvt = (struct e7xxx_pvt *)mci->pvt_info;
  388. pvt->dev_info = &e7xxx_devs[dev_idx];
  389. pvt->bridge_ck = pci_get_device(PCI_VENDOR_ID_INTEL,
  390. pvt->dev_info->err_dev, pvt->bridge_ck);
  391. if (!pvt->bridge_ck) {
  392. e7xxx_printk(KERN_ERR, "error reporting device not found:"
  393. "vendor %x device 0x%x (broken BIOS?)\n",
  394. PCI_VENDOR_ID_INTEL, e7xxx_devs[dev_idx].err_dev);
  395. goto fail0;
  396. }
  397. edac_dbg(3, "more mci init\n");
  398. mci->ctl_name = pvt->dev_info->ctl_name;
  399. mci->dev_name = pci_name(pdev);
  400. mci->edac_check = e7xxx_check;
  401. mci->ctl_page_to_phys = ctl_page_to_phys;
  402. e7xxx_init_csrows(mci, pdev, dev_idx, drc);
  403. mci->edac_cap |= EDAC_FLAG_NONE;
  404. edac_dbg(3, "tolm, remapbase, remaplimit\n");
  405. /* load the top of low memory, remap base, and remap limit vars */
  406. pci_read_config_word(pdev, E7XXX_TOLM, &pci_data);
  407. pvt->tolm = ((u32) pci_data) << 4;
  408. pci_read_config_word(pdev, E7XXX_REMAPBASE, &pci_data);
  409. pvt->remapbase = ((u32) pci_data) << 14;
  410. pci_read_config_word(pdev, E7XXX_REMAPLIMIT, &pci_data);
  411. pvt->remaplimit = ((u32) pci_data) << 14;
  412. e7xxx_printk(KERN_INFO,
  413. "tolm = %x, remapbase = %x, remaplimit = %x\n", pvt->tolm,
  414. pvt->remapbase, pvt->remaplimit);
  415. /* clear any pending errors, or initial state bits */
  416. e7xxx_get_error_info(mci, &discard);
  417. /* Here we assume that we will never see multiple instances of this
  418. * type of memory controller. The ID is therefore hardcoded to 0.
  419. */
  420. if (edac_mc_add_mc(mci)) {
  421. edac_dbg(3, "failed edac_mc_add_mc()\n");
  422. goto fail1;
  423. }
  424. /* allocating generic PCI control info */
  425. e7xxx_pci = edac_pci_create_generic_ctl(&pdev->dev, EDAC_MOD_STR);
  426. if (!e7xxx_pci) {
  427. printk(KERN_WARNING
  428. "%s(): Unable to create PCI control\n",
  429. __func__);
  430. printk(KERN_WARNING
  431. "%s(): PCI error report via EDAC not setup\n",
  432. __func__);
  433. }
  434. /* get this far and it's successful */
  435. edac_dbg(3, "success\n");
  436. return 0;
  437. fail1:
  438. pci_dev_put(pvt->bridge_ck);
  439. fail0:
  440. edac_mc_free(mci);
  441. return -ENODEV;
  442. }
  443. /* returns count (>= 0), or negative on error */
  444. static int e7xxx_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
  445. {
  446. edac_dbg(0, "\n");
  447. /* wake up and enable device */
  448. return pci_enable_device(pdev) ?
  449. -EIO : e7xxx_probe1(pdev, ent->driver_data);
  450. }
  451. static void e7xxx_remove_one(struct pci_dev *pdev)
  452. {
  453. struct mem_ctl_info *mci;
  454. struct e7xxx_pvt *pvt;
  455. edac_dbg(0, "\n");
  456. if (e7xxx_pci)
  457. edac_pci_release_generic_ctl(e7xxx_pci);
  458. if ((mci = edac_mc_del_mc(&pdev->dev)) == NULL)
  459. return;
  460. pvt = (struct e7xxx_pvt *)mci->pvt_info;
  461. pci_dev_put(pvt->bridge_ck);
  462. edac_mc_free(mci);
  463. }
  464. static const struct pci_device_id e7xxx_pci_tbl[] = {
  465. {
  466. PCI_VEND_DEV(INTEL, 7205_0), PCI_ANY_ID, PCI_ANY_ID, 0, 0,
  467. E7205},
  468. {
  469. PCI_VEND_DEV(INTEL, 7500_0), PCI_ANY_ID, PCI_ANY_ID, 0, 0,
  470. E7500},
  471. {
  472. PCI_VEND_DEV(INTEL, 7501_0), PCI_ANY_ID, PCI_ANY_ID, 0, 0,
  473. E7501},
  474. {
  475. PCI_VEND_DEV(INTEL, 7505_0), PCI_ANY_ID, PCI_ANY_ID, 0, 0,
  476. E7505},
  477. {
  478. 0,
  479. } /* 0 terminated list. */
  480. };
  481. MODULE_DEVICE_TABLE(pci, e7xxx_pci_tbl);
  482. static struct pci_driver e7xxx_driver = {
  483. .name = EDAC_MOD_STR,
  484. .probe = e7xxx_init_one,
  485. .remove = e7xxx_remove_one,
  486. .id_table = e7xxx_pci_tbl,
  487. };
  488. static int __init e7xxx_init(void)
  489. {
  490. /* Ensure that the OPSTATE is set correctly for POLL or NMI */
  491. opstate_init();
  492. return pci_register_driver(&e7xxx_driver);
  493. }
  494. static void __exit e7xxx_exit(void)
  495. {
  496. pci_unregister_driver(&e7xxx_driver);
  497. }
  498. module_init(e7xxx_init);
  499. module_exit(e7xxx_exit);
  500. MODULE_LICENSE("GPL");
  501. MODULE_AUTHOR("Linux Networx (http://lnxi.com) Thayne Harbaugh et al\n"
  502. "Based on.work by Dan Hollis et al");
  503. MODULE_DESCRIPTION("MC support for Intel e7xxx memory controllers");
  504. module_param(edac_op_state, int, 0444);
  505. MODULE_PARM_DESC(edac_op_state, "EDAC Error Reporting state: 0=Poll,1=NMI");