shdma-arm.h 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Renesas SuperH DMA Engine support
  4. *
  5. * Copyright (C) 2013 Renesas Electronics, Inc.
  6. */
  7. #ifndef SHDMA_ARM_H
  8. #define SHDMA_ARM_H
  9. #include "shdma.h"
  10. /* Transmit sizes and respective CHCR register values */
  11. enum {
  12. XMIT_SZ_8BIT = 0,
  13. XMIT_SZ_16BIT = 1,
  14. XMIT_SZ_32BIT = 2,
  15. XMIT_SZ_64BIT = 7,
  16. XMIT_SZ_128BIT = 3,
  17. XMIT_SZ_256BIT = 4,
  18. XMIT_SZ_512BIT = 5,
  19. };
  20. /* log2(size / 8) - used to calculate number of transfers */
  21. #define SH_DMAE_TS_SHIFT { \
  22. [XMIT_SZ_8BIT] = 0, \
  23. [XMIT_SZ_16BIT] = 1, \
  24. [XMIT_SZ_32BIT] = 2, \
  25. [XMIT_SZ_64BIT] = 3, \
  26. [XMIT_SZ_128BIT] = 4, \
  27. [XMIT_SZ_256BIT] = 5, \
  28. [XMIT_SZ_512BIT] = 6, \
  29. }
  30. #define TS_LOW_BIT 0x3 /* --xx */
  31. #define TS_HI_BIT 0xc /* xx-- */
  32. #define TS_LOW_SHIFT (3)
  33. #define TS_HI_SHIFT (20 - 2) /* 2 bits for shifted low TS */
  34. #define TS_INDEX2VAL(i) \
  35. ((((i) & TS_LOW_BIT) << TS_LOW_SHIFT) |\
  36. (((i) & TS_HI_BIT) << TS_HI_SHIFT))
  37. #define CHCR_TX(xmit_sz) (DM_FIX | SM_INC | RS_ERS | TS_INDEX2VAL((xmit_sz)))
  38. #define CHCR_RX(xmit_sz) (DM_INC | SM_FIX | RS_ERS | TS_INDEX2VAL((xmit_sz)))
  39. #endif