clk-mt2701-g3d.c 2.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2018 MediaTek Inc.
  4. * Author: Sean Wang <[email protected]>
  5. *
  6. */
  7. #include <linux/clk-provider.h>
  8. #include <linux/of.h>
  9. #include <linux/of_address.h>
  10. #include <linux/of_device.h>
  11. #include <linux/platform_device.h>
  12. #include "clk-mtk.h"
  13. #include "clk-gate.h"
  14. #include <dt-bindings/clock/mt2701-clk.h>
  15. #define GATE_G3D(_id, _name, _parent, _shift) \
  16. GATE_MTK(_id, _name, _parent, &g3d_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
  17. static const struct mtk_gate_regs g3d_cg_regs = {
  18. .sta_ofs = 0x0,
  19. .set_ofs = 0x4,
  20. .clr_ofs = 0x8,
  21. };
  22. static const struct mtk_gate g3d_clks[] = {
  23. GATE_G3D(CLK_G3DSYS_CORE, "g3d_core", "mfg_sel", 0),
  24. };
  25. static u16 rst_ofs[] = { 0xc, };
  26. static const struct mtk_clk_rst_desc clk_rst_desc = {
  27. .version = MTK_RST_SIMPLE,
  28. .rst_bank_ofs = rst_ofs,
  29. .rst_bank_nr = ARRAY_SIZE(rst_ofs),
  30. };
  31. static int clk_mt2701_g3dsys_init(struct platform_device *pdev)
  32. {
  33. struct clk_hw_onecell_data *clk_data;
  34. struct device_node *node = pdev->dev.of_node;
  35. int r;
  36. clk_data = mtk_alloc_clk_data(CLK_G3DSYS_NR);
  37. mtk_clk_register_gates(node, g3d_clks, ARRAY_SIZE(g3d_clks),
  38. clk_data);
  39. r = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);
  40. if (r)
  41. dev_err(&pdev->dev,
  42. "could not register clock provider: %s: %d\n",
  43. pdev->name, r);
  44. mtk_register_reset_controller_with_dev(&pdev->dev, &clk_rst_desc);
  45. return r;
  46. }
  47. static const struct of_device_id of_match_clk_mt2701_g3d[] = {
  48. {
  49. .compatible = "mediatek,mt2701-g3dsys",
  50. .data = clk_mt2701_g3dsys_init,
  51. }, {
  52. /* sentinel */
  53. }
  54. };
  55. static int clk_mt2701_g3d_probe(struct platform_device *pdev)
  56. {
  57. int (*clk_init)(struct platform_device *);
  58. int r;
  59. clk_init = of_device_get_match_data(&pdev->dev);
  60. if (!clk_init)
  61. return -EINVAL;
  62. r = clk_init(pdev);
  63. if (r)
  64. dev_err(&pdev->dev,
  65. "could not register clock provider: %s: %d\n",
  66. pdev->name, r);
  67. return r;
  68. }
  69. static struct platform_driver clk_mt2701_g3d_drv = {
  70. .probe = clk_mt2701_g3d_probe,
  71. .driver = {
  72. .name = "clk-mt2701-g3d",
  73. .of_match_table = of_match_clk_mt2701_g3d,
  74. },
  75. };
  76. builtin_platform_driver(clk_mt2701_g3d_drv);