clk-mt2701-eth.c 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2014 MediaTek Inc.
  4. * Author: Shunli Wang <[email protected]>
  5. */
  6. #include <linux/clk-provider.h>
  7. #include <linux/platform_device.h>
  8. #include "clk-mtk.h"
  9. #include "clk-gate.h"
  10. #include <dt-bindings/clock/mt2701-clk.h>
  11. static const struct mtk_gate_regs eth_cg_regs = {
  12. .sta_ofs = 0x0030,
  13. };
  14. #define GATE_ETH(_id, _name, _parent, _shift) \
  15. GATE_MTK(_id, _name, _parent, &eth_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)
  16. static const struct mtk_gate eth_clks[] = {
  17. GATE_ETH(CLK_ETHSYS_HSDMA, "hsdma_clk", "ethif_sel", 5),
  18. GATE_ETH(CLK_ETHSYS_ESW, "esw_clk", "ethpll_500m_ck", 6),
  19. GATE_ETH(CLK_ETHSYS_GP2, "gp2_clk", "trgpll", 7),
  20. GATE_ETH(CLK_ETHSYS_GP1, "gp1_clk", "ethpll_500m_ck", 8),
  21. GATE_ETH(CLK_ETHSYS_PCM, "pcm_clk", "ethif_sel", 11),
  22. GATE_ETH(CLK_ETHSYS_GDMA, "gdma_clk", "ethif_sel", 14),
  23. GATE_ETH(CLK_ETHSYS_I2S, "i2s_clk", "ethif_sel", 17),
  24. GATE_ETH(CLK_ETHSYS_CRYPTO, "crypto_clk", "ethif_sel", 29),
  25. };
  26. static u16 rst_ofs[] = { 0x34, };
  27. static const struct mtk_clk_rst_desc clk_rst_desc = {
  28. .version = MTK_RST_SIMPLE,
  29. .rst_bank_ofs = rst_ofs,
  30. .rst_bank_nr = ARRAY_SIZE(rst_ofs),
  31. };
  32. static const struct of_device_id of_match_clk_mt2701_eth[] = {
  33. { .compatible = "mediatek,mt2701-ethsys", },
  34. {}
  35. };
  36. static int clk_mt2701_eth_probe(struct platform_device *pdev)
  37. {
  38. struct clk_hw_onecell_data *clk_data;
  39. int r;
  40. struct device_node *node = pdev->dev.of_node;
  41. clk_data = mtk_alloc_clk_data(CLK_ETHSYS_NR);
  42. mtk_clk_register_gates(node, eth_clks, ARRAY_SIZE(eth_clks),
  43. clk_data);
  44. r = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);
  45. if (r)
  46. dev_err(&pdev->dev,
  47. "could not register clock provider: %s: %d\n",
  48. pdev->name, r);
  49. mtk_register_reset_controller_with_dev(&pdev->dev, &clk_rst_desc);
  50. return r;
  51. }
  52. static struct platform_driver clk_mt2701_eth_drv = {
  53. .probe = clk_mt2701_eth_probe,
  54. .driver = {
  55. .name = "clk-mt2701-eth",
  56. .of_match_table = of_match_clk_mt2701_eth,
  57. },
  58. };
  59. builtin_platform_driver(clk_mt2701_eth_drv);