mtk-rng.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Driver for Mediatek Hardware Random Number Generator
  4. *
  5. * Copyright (C) 2017 Sean Wang <[email protected]>
  6. */
  7. #define MTK_RNG_DEV KBUILD_MODNAME
  8. #include <linux/clk.h>
  9. #include <linux/delay.h>
  10. #include <linux/err.h>
  11. #include <linux/hw_random.h>
  12. #include <linux/io.h>
  13. #include <linux/iopoll.h>
  14. #include <linux/kernel.h>
  15. #include <linux/module.h>
  16. #include <linux/of.h>
  17. #include <linux/platform_device.h>
  18. #include <linux/pm_runtime.h>
  19. /* Runtime PM autosuspend timeout: */
  20. #define RNG_AUTOSUSPEND_TIMEOUT 100
  21. #define USEC_POLL 2
  22. #define TIMEOUT_POLL 20
  23. #define RNG_CTRL 0x00
  24. #define RNG_EN BIT(0)
  25. #define RNG_READY BIT(31)
  26. #define RNG_DATA 0x08
  27. #define to_mtk_rng(p) container_of(p, struct mtk_rng, rng)
  28. struct mtk_rng {
  29. void __iomem *base;
  30. struct clk *clk;
  31. struct hwrng rng;
  32. };
  33. static int mtk_rng_init(struct hwrng *rng)
  34. {
  35. struct mtk_rng *priv = to_mtk_rng(rng);
  36. u32 val;
  37. int err;
  38. err = clk_prepare_enable(priv->clk);
  39. if (err)
  40. return err;
  41. val = readl(priv->base + RNG_CTRL);
  42. val |= RNG_EN;
  43. writel(val, priv->base + RNG_CTRL);
  44. return 0;
  45. }
  46. static void mtk_rng_cleanup(struct hwrng *rng)
  47. {
  48. struct mtk_rng *priv = to_mtk_rng(rng);
  49. u32 val;
  50. val = readl(priv->base + RNG_CTRL);
  51. val &= ~RNG_EN;
  52. writel(val, priv->base + RNG_CTRL);
  53. clk_disable_unprepare(priv->clk);
  54. }
  55. static bool mtk_rng_wait_ready(struct hwrng *rng, bool wait)
  56. {
  57. struct mtk_rng *priv = to_mtk_rng(rng);
  58. int ready;
  59. ready = readl(priv->base + RNG_CTRL) & RNG_READY;
  60. if (!ready && wait)
  61. readl_poll_timeout_atomic(priv->base + RNG_CTRL, ready,
  62. ready & RNG_READY, USEC_POLL,
  63. TIMEOUT_POLL);
  64. return !!ready;
  65. }
  66. static int mtk_rng_read(struct hwrng *rng, void *buf, size_t max, bool wait)
  67. {
  68. struct mtk_rng *priv = to_mtk_rng(rng);
  69. int retval = 0;
  70. pm_runtime_get_sync((struct device *)priv->rng.priv);
  71. while (max >= sizeof(u32)) {
  72. if (!mtk_rng_wait_ready(rng, wait))
  73. break;
  74. *(u32 *)buf = readl(priv->base + RNG_DATA);
  75. retval += sizeof(u32);
  76. buf += sizeof(u32);
  77. max -= sizeof(u32);
  78. }
  79. pm_runtime_mark_last_busy((struct device *)priv->rng.priv);
  80. pm_runtime_put_sync_autosuspend((struct device *)priv->rng.priv);
  81. return retval || !wait ? retval : -EIO;
  82. }
  83. static int mtk_rng_probe(struct platform_device *pdev)
  84. {
  85. int ret;
  86. struct mtk_rng *priv;
  87. priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
  88. if (!priv)
  89. return -ENOMEM;
  90. priv->rng.name = pdev->name;
  91. #ifndef CONFIG_PM
  92. priv->rng.init = mtk_rng_init;
  93. priv->rng.cleanup = mtk_rng_cleanup;
  94. #endif
  95. priv->rng.read = mtk_rng_read;
  96. priv->rng.priv = (unsigned long)&pdev->dev;
  97. priv->rng.quality = 900;
  98. priv->clk = devm_clk_get(&pdev->dev, "rng");
  99. if (IS_ERR(priv->clk)) {
  100. ret = PTR_ERR(priv->clk);
  101. dev_err(&pdev->dev, "no clock for device: %d\n", ret);
  102. return ret;
  103. }
  104. priv->base = devm_platform_ioremap_resource(pdev, 0);
  105. if (IS_ERR(priv->base))
  106. return PTR_ERR(priv->base);
  107. ret = devm_hwrng_register(&pdev->dev, &priv->rng);
  108. if (ret) {
  109. dev_err(&pdev->dev, "failed to register rng device: %d\n",
  110. ret);
  111. return ret;
  112. }
  113. dev_set_drvdata(&pdev->dev, priv);
  114. pm_runtime_set_autosuspend_delay(&pdev->dev, RNG_AUTOSUSPEND_TIMEOUT);
  115. pm_runtime_use_autosuspend(&pdev->dev);
  116. pm_runtime_enable(&pdev->dev);
  117. dev_info(&pdev->dev, "registered RNG driver\n");
  118. return 0;
  119. }
  120. #ifdef CONFIG_PM
  121. static int mtk_rng_runtime_suspend(struct device *dev)
  122. {
  123. struct mtk_rng *priv = dev_get_drvdata(dev);
  124. mtk_rng_cleanup(&priv->rng);
  125. return 0;
  126. }
  127. static int mtk_rng_runtime_resume(struct device *dev)
  128. {
  129. struct mtk_rng *priv = dev_get_drvdata(dev);
  130. return mtk_rng_init(&priv->rng);
  131. }
  132. static const struct dev_pm_ops mtk_rng_pm_ops = {
  133. SET_RUNTIME_PM_OPS(mtk_rng_runtime_suspend,
  134. mtk_rng_runtime_resume, NULL)
  135. SET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
  136. pm_runtime_force_resume)
  137. };
  138. #define MTK_RNG_PM_OPS (&mtk_rng_pm_ops)
  139. #else /* CONFIG_PM */
  140. #define MTK_RNG_PM_OPS NULL
  141. #endif /* CONFIG_PM */
  142. static const struct of_device_id mtk_rng_match[] = {
  143. { .compatible = "mediatek,mt7623-rng" },
  144. {},
  145. };
  146. MODULE_DEVICE_TABLE(of, mtk_rng_match);
  147. static struct platform_driver mtk_rng_driver = {
  148. .probe = mtk_rng_probe,
  149. .driver = {
  150. .name = MTK_RNG_DEV,
  151. .pm = MTK_RNG_PM_OPS,
  152. .of_match_table = mtk_rng_match,
  153. },
  154. };
  155. module_platform_driver(mtk_rng_driver);
  156. MODULE_DESCRIPTION("Mediatek Random Number Generator Driver");
  157. MODULE_AUTHOR("Sean Wang <[email protected]>");
  158. MODULE_LICENSE("GPL");