ba431-rng.c 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223
  1. // SPDX-License-Identifier: GPL-2.0
  2. // Copyright (c) 2020 Silex Insight
  3. #include <linux/delay.h>
  4. #include <linux/hw_random.h>
  5. #include <linux/io.h>
  6. #include <linux/iopoll.h>
  7. #include <linux/kernel.h>
  8. #include <linux/mod_devicetable.h>
  9. #include <linux/module.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/workqueue.h>
  12. #define BA431_RESET_DELAY 1 /* usec */
  13. #define BA431_RESET_READ_STATUS_TIMEOUT 1000 /* usec */
  14. #define BA431_RESET_READ_STATUS_INTERVAL 10 /* usec */
  15. #define BA431_READ_RETRY_INTERVAL 1 /* usec */
  16. #define BA431_REG_CTRL 0x00
  17. #define BA431_REG_FIFO_LEVEL 0x04
  18. #define BA431_REG_STATUS 0x30
  19. #define BA431_REG_FIFODATA 0x80
  20. #define BA431_CTRL_ENABLE BIT(0)
  21. #define BA431_CTRL_SOFTRESET BIT(8)
  22. #define BA431_STATUS_STATE_MASK (BIT(1) | BIT(2) | BIT(3))
  23. #define BA431_STATUS_STATE_OFFSET 1
  24. enum ba431_state {
  25. BA431_STATE_RESET,
  26. BA431_STATE_STARTUP,
  27. BA431_STATE_FIFOFULLON,
  28. BA431_STATE_FIFOFULLOFF,
  29. BA431_STATE_RUNNING,
  30. BA431_STATE_ERROR
  31. };
  32. struct ba431_trng {
  33. struct device *dev;
  34. void __iomem *base;
  35. struct hwrng rng;
  36. atomic_t reset_pending;
  37. struct work_struct reset_work;
  38. };
  39. static inline u32 ba431_trng_read_reg(struct ba431_trng *ba431, u32 reg)
  40. {
  41. return ioread32(ba431->base + reg);
  42. }
  43. static inline void ba431_trng_write_reg(struct ba431_trng *ba431, u32 reg,
  44. u32 val)
  45. {
  46. iowrite32(val, ba431->base + reg);
  47. }
  48. static inline enum ba431_state ba431_trng_get_state(struct ba431_trng *ba431)
  49. {
  50. u32 status = ba431_trng_read_reg(ba431, BA431_REG_STATUS);
  51. return (status & BA431_STATUS_STATE_MASK) >> BA431_STATUS_STATE_OFFSET;
  52. }
  53. static int ba431_trng_is_in_error(struct ba431_trng *ba431)
  54. {
  55. enum ba431_state state = ba431_trng_get_state(ba431);
  56. if ((state < BA431_STATE_STARTUP) ||
  57. (state >= BA431_STATE_ERROR))
  58. return 1;
  59. return 0;
  60. }
  61. static int ba431_trng_reset(struct ba431_trng *ba431)
  62. {
  63. int ret;
  64. /* Disable interrupts, random generation and enable the softreset */
  65. ba431_trng_write_reg(ba431, BA431_REG_CTRL, BA431_CTRL_SOFTRESET);
  66. udelay(BA431_RESET_DELAY);
  67. ba431_trng_write_reg(ba431, BA431_REG_CTRL, BA431_CTRL_ENABLE);
  68. /* Wait until the state changed */
  69. if (readx_poll_timeout(ba431_trng_is_in_error, ba431, ret, !ret,
  70. BA431_RESET_READ_STATUS_INTERVAL,
  71. BA431_RESET_READ_STATUS_TIMEOUT)) {
  72. dev_err(ba431->dev, "reset failed (state: %d)\n",
  73. ba431_trng_get_state(ba431));
  74. return -ETIMEDOUT;
  75. }
  76. dev_info(ba431->dev, "reset done\n");
  77. return 0;
  78. }
  79. static void ba431_trng_reset_work(struct work_struct *work)
  80. {
  81. struct ba431_trng *ba431 = container_of(work, struct ba431_trng,
  82. reset_work);
  83. ba431_trng_reset(ba431);
  84. atomic_set(&ba431->reset_pending, 0);
  85. }
  86. static void ba431_trng_schedule_reset(struct ba431_trng *ba431)
  87. {
  88. if (atomic_cmpxchg(&ba431->reset_pending, 0, 1))
  89. return;
  90. schedule_work(&ba431->reset_work);
  91. }
  92. static int ba431_trng_read(struct hwrng *rng, void *buf, size_t max, bool wait)
  93. {
  94. struct ba431_trng *ba431 = container_of(rng, struct ba431_trng, rng);
  95. u32 *data = buf;
  96. unsigned int level, i;
  97. int n = 0;
  98. while (max > 0) {
  99. level = ba431_trng_read_reg(ba431, BA431_REG_FIFO_LEVEL);
  100. if (!level) {
  101. if (ba431_trng_is_in_error(ba431)) {
  102. ba431_trng_schedule_reset(ba431);
  103. break;
  104. }
  105. if (!wait)
  106. break;
  107. udelay(BA431_READ_RETRY_INTERVAL);
  108. continue;
  109. }
  110. i = level;
  111. do {
  112. data[n++] = ba431_trng_read_reg(ba431,
  113. BA431_REG_FIFODATA);
  114. max -= sizeof(*data);
  115. } while (--i && (max > 0));
  116. if (ba431_trng_is_in_error(ba431)) {
  117. n -= (level - i);
  118. ba431_trng_schedule_reset(ba431);
  119. break;
  120. }
  121. }
  122. n *= sizeof(data);
  123. return (n || !wait) ? n : -EIO;
  124. }
  125. static void ba431_trng_cleanup(struct hwrng *rng)
  126. {
  127. struct ba431_trng *ba431 = container_of(rng, struct ba431_trng, rng);
  128. ba431_trng_write_reg(ba431, BA431_REG_CTRL, 0);
  129. cancel_work_sync(&ba431->reset_work);
  130. }
  131. static int ba431_trng_init(struct hwrng *rng)
  132. {
  133. struct ba431_trng *ba431 = container_of(rng, struct ba431_trng, rng);
  134. return ba431_trng_reset(ba431);
  135. }
  136. static int ba431_trng_probe(struct platform_device *pdev)
  137. {
  138. struct ba431_trng *ba431;
  139. int ret;
  140. ba431 = devm_kzalloc(&pdev->dev, sizeof(*ba431), GFP_KERNEL);
  141. if (!ba431)
  142. return -ENOMEM;
  143. ba431->dev = &pdev->dev;
  144. ba431->base = devm_platform_ioremap_resource(pdev, 0);
  145. if (IS_ERR(ba431->base))
  146. return PTR_ERR(ba431->base);
  147. atomic_set(&ba431->reset_pending, 0);
  148. INIT_WORK(&ba431->reset_work, ba431_trng_reset_work);
  149. ba431->rng.name = pdev->name;
  150. ba431->rng.init = ba431_trng_init;
  151. ba431->rng.cleanup = ba431_trng_cleanup;
  152. ba431->rng.read = ba431_trng_read;
  153. platform_set_drvdata(pdev, ba431);
  154. ret = devm_hwrng_register(&pdev->dev, &ba431->rng);
  155. if (ret) {
  156. dev_err(&pdev->dev, "BA431 registration failed (%d)\n", ret);
  157. return ret;
  158. }
  159. dev_info(&pdev->dev, "BA431 TRNG registered\n");
  160. return 0;
  161. }
  162. static const struct of_device_id ba431_trng_dt_ids[] = {
  163. { .compatible = "silex-insight,ba431-rng", .data = NULL },
  164. { /* sentinel */ }
  165. };
  166. MODULE_DEVICE_TABLE(of, ba431_trng_dt_ids);
  167. static struct platform_driver ba431_trng_driver = {
  168. .driver = {
  169. .name = "ba431-rng",
  170. .of_match_table = ba431_trng_dt_ids,
  171. },
  172. .probe = ba431_trng_probe,
  173. };
  174. module_platform_driver(ba431_trng_driver);
  175. MODULE_AUTHOR("Olivier Sobrie <[email protected]>");
  176. MODULE_DESCRIPTION("TRNG driver for Silex Insight BA431");
  177. MODULE_LICENSE("GPL");