atmel-rng.c 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233
  1. /*
  2. * Copyright (c) 2011 Peter Korsgaard <[email protected]>
  3. *
  4. * This file is licensed under the terms of the GNU General Public
  5. * License version 2. This program is licensed "as is" without any
  6. * warranty of any kind, whether express or implied.
  7. */
  8. #include <linux/kernel.h>
  9. #include <linux/module.h>
  10. #include <linux/mod_devicetable.h>
  11. #include <linux/slab.h>
  12. #include <linux/err.h>
  13. #include <linux/clk.h>
  14. #include <linux/io.h>
  15. #include <linux/iopoll.h>
  16. #include <linux/hw_random.h>
  17. #include <linux/of_device.h>
  18. #include <linux/platform_device.h>
  19. #include <linux/pm_runtime.h>
  20. #define TRNG_CR 0x00
  21. #define TRNG_MR 0x04
  22. #define TRNG_ISR 0x1c
  23. #define TRNG_ISR_DATRDY BIT(0)
  24. #define TRNG_ODATA 0x50
  25. #define TRNG_KEY 0x524e4700 /* RNG */
  26. #define TRNG_HALFR BIT(0) /* generate RN every 168 cycles */
  27. struct atmel_trng_data {
  28. bool has_half_rate;
  29. };
  30. struct atmel_trng {
  31. struct clk *clk;
  32. void __iomem *base;
  33. struct hwrng rng;
  34. bool has_half_rate;
  35. };
  36. static bool atmel_trng_wait_ready(struct atmel_trng *trng, bool wait)
  37. {
  38. int ready;
  39. ready = readl(trng->base + TRNG_ISR) & TRNG_ISR_DATRDY;
  40. if (!ready && wait)
  41. readl_poll_timeout(trng->base + TRNG_ISR, ready,
  42. ready & TRNG_ISR_DATRDY, 1000, 20000);
  43. return !!ready;
  44. }
  45. static int atmel_trng_read(struct hwrng *rng, void *buf, size_t max,
  46. bool wait)
  47. {
  48. struct atmel_trng *trng = container_of(rng, struct atmel_trng, rng);
  49. u32 *data = buf;
  50. int ret;
  51. ret = pm_runtime_get_sync((struct device *)trng->rng.priv);
  52. if (ret < 0) {
  53. pm_runtime_put_sync((struct device *)trng->rng.priv);
  54. return ret;
  55. }
  56. ret = atmel_trng_wait_ready(trng, wait);
  57. if (!ret)
  58. goto out;
  59. *data = readl(trng->base + TRNG_ODATA);
  60. /*
  61. * ensure data ready is only set again AFTER the next data word is ready
  62. * in case it got set between checking ISR and reading ODATA, so we
  63. * don't risk re-reading the same word
  64. */
  65. readl(trng->base + TRNG_ISR);
  66. ret = 4;
  67. out:
  68. pm_runtime_mark_last_busy((struct device *)trng->rng.priv);
  69. pm_runtime_put_sync_autosuspend((struct device *)trng->rng.priv);
  70. return ret;
  71. }
  72. static int atmel_trng_init(struct atmel_trng *trng)
  73. {
  74. unsigned long rate;
  75. int ret;
  76. ret = clk_prepare_enable(trng->clk);
  77. if (ret)
  78. return ret;
  79. if (trng->has_half_rate) {
  80. rate = clk_get_rate(trng->clk);
  81. /* if peripheral clk is above 100MHz, set HALFR */
  82. if (rate > 100000000)
  83. writel(TRNG_HALFR, trng->base + TRNG_MR);
  84. }
  85. writel(TRNG_KEY | 1, trng->base + TRNG_CR);
  86. return 0;
  87. }
  88. static void atmel_trng_cleanup(struct atmel_trng *trng)
  89. {
  90. writel(TRNG_KEY, trng->base + TRNG_CR);
  91. clk_disable_unprepare(trng->clk);
  92. }
  93. static int atmel_trng_probe(struct platform_device *pdev)
  94. {
  95. struct atmel_trng *trng;
  96. const struct atmel_trng_data *data;
  97. int ret;
  98. trng = devm_kzalloc(&pdev->dev, sizeof(*trng), GFP_KERNEL);
  99. if (!trng)
  100. return -ENOMEM;
  101. trng->base = devm_platform_ioremap_resource(pdev, 0);
  102. if (IS_ERR(trng->base))
  103. return PTR_ERR(trng->base);
  104. trng->clk = devm_clk_get(&pdev->dev, NULL);
  105. if (IS_ERR(trng->clk))
  106. return PTR_ERR(trng->clk);
  107. data = of_device_get_match_data(&pdev->dev);
  108. if (!data)
  109. return -ENODEV;
  110. trng->has_half_rate = data->has_half_rate;
  111. trng->rng.name = pdev->name;
  112. trng->rng.read = atmel_trng_read;
  113. trng->rng.priv = (unsigned long)&pdev->dev;
  114. platform_set_drvdata(pdev, trng);
  115. #ifndef CONFIG_PM
  116. ret = atmel_trng_init(trng);
  117. if (ret)
  118. return ret;
  119. #endif
  120. pm_runtime_set_autosuspend_delay(&pdev->dev, 100);
  121. pm_runtime_use_autosuspend(&pdev->dev);
  122. pm_runtime_enable(&pdev->dev);
  123. ret = devm_hwrng_register(&pdev->dev, &trng->rng);
  124. if (ret) {
  125. pm_runtime_disable(&pdev->dev);
  126. pm_runtime_set_suspended(&pdev->dev);
  127. #ifndef CONFIG_PM
  128. atmel_trng_cleanup(trng);
  129. #endif
  130. }
  131. return ret;
  132. }
  133. static int atmel_trng_remove(struct platform_device *pdev)
  134. {
  135. struct atmel_trng *trng = platform_get_drvdata(pdev);
  136. atmel_trng_cleanup(trng);
  137. pm_runtime_disable(&pdev->dev);
  138. pm_runtime_set_suspended(&pdev->dev);
  139. return 0;
  140. }
  141. static int __maybe_unused atmel_trng_runtime_suspend(struct device *dev)
  142. {
  143. struct atmel_trng *trng = dev_get_drvdata(dev);
  144. atmel_trng_cleanup(trng);
  145. return 0;
  146. }
  147. static int __maybe_unused atmel_trng_runtime_resume(struct device *dev)
  148. {
  149. struct atmel_trng *trng = dev_get_drvdata(dev);
  150. return atmel_trng_init(trng);
  151. }
  152. static const struct dev_pm_ops __maybe_unused atmel_trng_pm_ops = {
  153. SET_RUNTIME_PM_OPS(atmel_trng_runtime_suspend,
  154. atmel_trng_runtime_resume, NULL)
  155. SET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
  156. pm_runtime_force_resume)
  157. };
  158. static const struct atmel_trng_data at91sam9g45_config = {
  159. .has_half_rate = false,
  160. };
  161. static const struct atmel_trng_data sam9x60_config = {
  162. .has_half_rate = true,
  163. };
  164. static const struct of_device_id atmel_trng_dt_ids[] = {
  165. {
  166. .compatible = "atmel,at91sam9g45-trng",
  167. .data = &at91sam9g45_config,
  168. }, {
  169. .compatible = "microchip,sam9x60-trng",
  170. .data = &sam9x60_config,
  171. }, {
  172. /* sentinel */
  173. }
  174. };
  175. MODULE_DEVICE_TABLE(of, atmel_trng_dt_ids);
  176. static struct platform_driver atmel_trng_driver = {
  177. .probe = atmel_trng_probe,
  178. .remove = atmel_trng_remove,
  179. .driver = {
  180. .name = "atmel-trng",
  181. .pm = pm_ptr(&atmel_trng_pm_ops),
  182. .of_match_table = atmel_trng_dt_ids,
  183. },
  184. };
  185. module_platform_driver(atmel_trng_driver);
  186. MODULE_LICENSE("GPL");
  187. MODULE_AUTHOR("Peter Korsgaard <[email protected]>");
  188. MODULE_DESCRIPTION("Atmel true random number generator driver");