sata_qstor.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * sata_qstor.c - Pacific Digital Corporation QStor SATA
  4. *
  5. * Maintained by: Mark Lord <[email protected]>
  6. *
  7. * Copyright 2005 Pacific Digital Corporation.
  8. * (OSL/GPL code release authorized by Jalil Fadavi).
  9. *
  10. * libata documentation is available via 'make {ps|pdf}docs',
  11. * as Documentation/driver-api/libata.rst
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/module.h>
  15. #include <linux/gfp.h>
  16. #include <linux/pci.h>
  17. #include <linux/blkdev.h>
  18. #include <linux/delay.h>
  19. #include <linux/interrupt.h>
  20. #include <linux/device.h>
  21. #include <scsi/scsi_host.h>
  22. #include <linux/libata.h>
  23. #define DRV_NAME "sata_qstor"
  24. #define DRV_VERSION "0.09"
  25. enum {
  26. QS_MMIO_BAR = 4,
  27. QS_PORTS = 4,
  28. QS_MAX_PRD = LIBATA_MAX_PRD,
  29. QS_CPB_ORDER = 6,
  30. QS_CPB_BYTES = (1 << QS_CPB_ORDER),
  31. QS_PRD_BYTES = QS_MAX_PRD * 16,
  32. QS_PKT_BYTES = QS_CPB_BYTES + QS_PRD_BYTES,
  33. /* global register offsets */
  34. QS_HCF_CNFG3 = 0x0003, /* host configuration offset */
  35. QS_HID_HPHY = 0x0004, /* host physical interface info */
  36. QS_HCT_CTRL = 0x00e4, /* global interrupt mask offset */
  37. QS_HST_SFF = 0x0100, /* host status fifo offset */
  38. QS_HVS_SERD3 = 0x0393, /* PHY enable offset */
  39. /* global control bits */
  40. QS_HPHY_64BIT = (1 << 1), /* 64-bit bus detected */
  41. QS_CNFG3_GSRST = 0x01, /* global chip reset */
  42. QS_SERD3_PHY_ENA = 0xf0, /* PHY detection ENAble*/
  43. /* per-channel register offsets */
  44. QS_CCF_CPBA = 0x0710, /* chan CPB base address */
  45. QS_CCF_CSEP = 0x0718, /* chan CPB separation factor */
  46. QS_CFC_HUFT = 0x0800, /* host upstream fifo threshold */
  47. QS_CFC_HDFT = 0x0804, /* host downstream fifo threshold */
  48. QS_CFC_DUFT = 0x0808, /* dev upstream fifo threshold */
  49. QS_CFC_DDFT = 0x080c, /* dev downstream fifo threshold */
  50. QS_CCT_CTR0 = 0x0900, /* chan control-0 offset */
  51. QS_CCT_CTR1 = 0x0901, /* chan control-1 offset */
  52. QS_CCT_CFF = 0x0a00, /* chan command fifo offset */
  53. /* channel control bits */
  54. QS_CTR0_REG = (1 << 1), /* register mode (vs. pkt mode) */
  55. QS_CTR0_CLER = (1 << 2), /* clear channel errors */
  56. QS_CTR1_RDEV = (1 << 1), /* sata phy/comms reset */
  57. QS_CTR1_RCHN = (1 << 4), /* reset channel logic */
  58. QS_CCF_RUN_PKT = 0x107, /* RUN a new dma PKT */
  59. /* pkt sub-field headers */
  60. QS_HCB_HDR = 0x01, /* Host Control Block header */
  61. QS_DCB_HDR = 0x02, /* Device Control Block header */
  62. /* pkt HCB flag bits */
  63. QS_HF_DIRO = (1 << 0), /* data DIRection Out */
  64. QS_HF_DAT = (1 << 3), /* DATa pkt */
  65. QS_HF_IEN = (1 << 4), /* Interrupt ENable */
  66. QS_HF_VLD = (1 << 5), /* VaLiD pkt */
  67. /* pkt DCB flag bits */
  68. QS_DF_PORD = (1 << 2), /* Pio OR Dma */
  69. QS_DF_ELBA = (1 << 3), /* Extended LBA (lba48) */
  70. /* PCI device IDs */
  71. board_2068_idx = 0, /* QStor 4-port SATA/RAID */
  72. };
  73. enum {
  74. QS_DMA_BOUNDARY = ~0UL
  75. };
  76. typedef enum { qs_state_mmio, qs_state_pkt } qs_state_t;
  77. struct qs_port_priv {
  78. u8 *pkt;
  79. dma_addr_t pkt_dma;
  80. qs_state_t state;
  81. };
  82. static int qs_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val);
  83. static int qs_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val);
  84. static int qs_ata_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
  85. static int qs_port_start(struct ata_port *ap);
  86. static void qs_host_stop(struct ata_host *host);
  87. static enum ata_completion_errors qs_qc_prep(struct ata_queued_cmd *qc);
  88. static unsigned int qs_qc_issue(struct ata_queued_cmd *qc);
  89. static int qs_check_atapi_dma(struct ata_queued_cmd *qc);
  90. static void qs_freeze(struct ata_port *ap);
  91. static void qs_thaw(struct ata_port *ap);
  92. static int qs_prereset(struct ata_link *link, unsigned long deadline);
  93. static void qs_error_handler(struct ata_port *ap);
  94. static struct scsi_host_template qs_ata_sht = {
  95. ATA_BASE_SHT(DRV_NAME),
  96. .sg_tablesize = QS_MAX_PRD,
  97. .dma_boundary = QS_DMA_BOUNDARY,
  98. };
  99. static struct ata_port_operations qs_ata_ops = {
  100. .inherits = &ata_sff_port_ops,
  101. .check_atapi_dma = qs_check_atapi_dma,
  102. .qc_prep = qs_qc_prep,
  103. .qc_issue = qs_qc_issue,
  104. .freeze = qs_freeze,
  105. .thaw = qs_thaw,
  106. .prereset = qs_prereset,
  107. .softreset = ATA_OP_NULL,
  108. .error_handler = qs_error_handler,
  109. .lost_interrupt = ATA_OP_NULL,
  110. .scr_read = qs_scr_read,
  111. .scr_write = qs_scr_write,
  112. .port_start = qs_port_start,
  113. .host_stop = qs_host_stop,
  114. };
  115. static const struct ata_port_info qs_port_info[] = {
  116. /* board_2068_idx */
  117. {
  118. .flags = ATA_FLAG_SATA | ATA_FLAG_PIO_POLLING,
  119. .pio_mask = ATA_PIO4_ONLY,
  120. .udma_mask = ATA_UDMA6,
  121. .port_ops = &qs_ata_ops,
  122. },
  123. };
  124. static const struct pci_device_id qs_ata_pci_tbl[] = {
  125. { PCI_VDEVICE(PDC, 0x2068), board_2068_idx },
  126. { } /* terminate list */
  127. };
  128. static struct pci_driver qs_ata_pci_driver = {
  129. .name = DRV_NAME,
  130. .id_table = qs_ata_pci_tbl,
  131. .probe = qs_ata_init_one,
  132. .remove = ata_pci_remove_one,
  133. };
  134. static void __iomem *qs_mmio_base(struct ata_host *host)
  135. {
  136. return host->iomap[QS_MMIO_BAR];
  137. }
  138. static int qs_check_atapi_dma(struct ata_queued_cmd *qc)
  139. {
  140. return 1; /* ATAPI DMA not supported */
  141. }
  142. static inline void qs_enter_reg_mode(struct ata_port *ap)
  143. {
  144. u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
  145. struct qs_port_priv *pp = ap->private_data;
  146. pp->state = qs_state_mmio;
  147. writeb(QS_CTR0_REG, chan + QS_CCT_CTR0);
  148. readb(chan + QS_CCT_CTR0); /* flush */
  149. }
  150. static inline void qs_reset_channel_logic(struct ata_port *ap)
  151. {
  152. u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
  153. writeb(QS_CTR1_RCHN, chan + QS_CCT_CTR1);
  154. readb(chan + QS_CCT_CTR0); /* flush */
  155. qs_enter_reg_mode(ap);
  156. }
  157. static void qs_freeze(struct ata_port *ap)
  158. {
  159. u8 __iomem *mmio_base = qs_mmio_base(ap->host);
  160. writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
  161. qs_enter_reg_mode(ap);
  162. }
  163. static void qs_thaw(struct ata_port *ap)
  164. {
  165. u8 __iomem *mmio_base = qs_mmio_base(ap->host);
  166. qs_enter_reg_mode(ap);
  167. writeb(1, mmio_base + QS_HCT_CTRL); /* enable host interrupts */
  168. }
  169. static int qs_prereset(struct ata_link *link, unsigned long deadline)
  170. {
  171. struct ata_port *ap = link->ap;
  172. qs_reset_channel_logic(ap);
  173. return ata_sff_prereset(link, deadline);
  174. }
  175. static int qs_scr_read(struct ata_link *link, unsigned int sc_reg, u32 *val)
  176. {
  177. if (sc_reg > SCR_CONTROL)
  178. return -EINVAL;
  179. *val = readl(link->ap->ioaddr.scr_addr + (sc_reg * 8));
  180. return 0;
  181. }
  182. static void qs_error_handler(struct ata_port *ap)
  183. {
  184. qs_enter_reg_mode(ap);
  185. ata_sff_error_handler(ap);
  186. }
  187. static int qs_scr_write(struct ata_link *link, unsigned int sc_reg, u32 val)
  188. {
  189. if (sc_reg > SCR_CONTROL)
  190. return -EINVAL;
  191. writel(val, link->ap->ioaddr.scr_addr + (sc_reg * 8));
  192. return 0;
  193. }
  194. static unsigned int qs_fill_sg(struct ata_queued_cmd *qc)
  195. {
  196. struct scatterlist *sg;
  197. struct ata_port *ap = qc->ap;
  198. struct qs_port_priv *pp = ap->private_data;
  199. u8 *prd = pp->pkt + QS_CPB_BYTES;
  200. unsigned int si;
  201. for_each_sg(qc->sg, sg, qc->n_elem, si) {
  202. u64 addr;
  203. u32 len;
  204. addr = sg_dma_address(sg);
  205. *(__le64 *)prd = cpu_to_le64(addr);
  206. prd += sizeof(u64);
  207. len = sg_dma_len(sg);
  208. *(__le32 *)prd = cpu_to_le32(len);
  209. prd += sizeof(u64);
  210. }
  211. return si;
  212. }
  213. static enum ata_completion_errors qs_qc_prep(struct ata_queued_cmd *qc)
  214. {
  215. struct qs_port_priv *pp = qc->ap->private_data;
  216. u8 dflags = QS_DF_PORD, *buf = pp->pkt;
  217. u8 hflags = QS_HF_DAT | QS_HF_IEN | QS_HF_VLD;
  218. u64 addr;
  219. unsigned int nelem;
  220. qs_enter_reg_mode(qc->ap);
  221. if (qc->tf.protocol != ATA_PROT_DMA)
  222. return AC_ERR_OK;
  223. nelem = qs_fill_sg(qc);
  224. if ((qc->tf.flags & ATA_TFLAG_WRITE))
  225. hflags |= QS_HF_DIRO;
  226. if ((qc->tf.flags & ATA_TFLAG_LBA48))
  227. dflags |= QS_DF_ELBA;
  228. /* host control block (HCB) */
  229. buf[ 0] = QS_HCB_HDR;
  230. buf[ 1] = hflags;
  231. *(__le32 *)(&buf[ 4]) = cpu_to_le32(qc->nbytes);
  232. *(__le32 *)(&buf[ 8]) = cpu_to_le32(nelem);
  233. addr = ((u64)pp->pkt_dma) + QS_CPB_BYTES;
  234. *(__le64 *)(&buf[16]) = cpu_to_le64(addr);
  235. /* device control block (DCB) */
  236. buf[24] = QS_DCB_HDR;
  237. buf[28] = dflags;
  238. /* frame information structure (FIS) */
  239. ata_tf_to_fis(&qc->tf, 0, 1, &buf[32]);
  240. return AC_ERR_OK;
  241. }
  242. static inline void qs_packet_start(struct ata_queued_cmd *qc)
  243. {
  244. struct ata_port *ap = qc->ap;
  245. u8 __iomem *chan = qs_mmio_base(ap->host) + (ap->port_no * 0x4000);
  246. writeb(QS_CTR0_CLER, chan + QS_CCT_CTR0);
  247. wmb(); /* flush PRDs and pkt to memory */
  248. writel(QS_CCF_RUN_PKT, chan + QS_CCT_CFF);
  249. readl(chan + QS_CCT_CFF); /* flush */
  250. }
  251. static unsigned int qs_qc_issue(struct ata_queued_cmd *qc)
  252. {
  253. struct qs_port_priv *pp = qc->ap->private_data;
  254. switch (qc->tf.protocol) {
  255. case ATA_PROT_DMA:
  256. pp->state = qs_state_pkt;
  257. qs_packet_start(qc);
  258. return 0;
  259. case ATAPI_PROT_DMA:
  260. BUG();
  261. break;
  262. default:
  263. break;
  264. }
  265. pp->state = qs_state_mmio;
  266. return ata_sff_qc_issue(qc);
  267. }
  268. static void qs_do_or_die(struct ata_queued_cmd *qc, u8 status)
  269. {
  270. qc->err_mask |= ac_err_mask(status);
  271. if (!qc->err_mask) {
  272. ata_qc_complete(qc);
  273. } else {
  274. struct ata_port *ap = qc->ap;
  275. struct ata_eh_info *ehi = &ap->link.eh_info;
  276. ata_ehi_clear_desc(ehi);
  277. ata_ehi_push_desc(ehi, "status 0x%02X", status);
  278. if (qc->err_mask == AC_ERR_DEV)
  279. ata_port_abort(ap);
  280. else
  281. ata_port_freeze(ap);
  282. }
  283. }
  284. static inline unsigned int qs_intr_pkt(struct ata_host *host)
  285. {
  286. unsigned int handled = 0;
  287. u8 sFFE;
  288. u8 __iomem *mmio_base = qs_mmio_base(host);
  289. do {
  290. u32 sff0 = readl(mmio_base + QS_HST_SFF);
  291. u32 sff1 = readl(mmio_base + QS_HST_SFF + 4);
  292. u8 sEVLD = (sff1 >> 30) & 0x01; /* valid flag */
  293. sFFE = sff1 >> 31; /* empty flag */
  294. if (sEVLD) {
  295. u8 sDST = sff0 >> 16; /* dev status */
  296. u8 sHST = sff1 & 0x3f; /* host status */
  297. unsigned int port_no = (sff1 >> 8) & 0x03;
  298. struct ata_port *ap = host->ports[port_no];
  299. struct qs_port_priv *pp = ap->private_data;
  300. struct ata_queued_cmd *qc;
  301. dev_dbg(host->dev, "SFF=%08x%08x: sHST=%d sDST=%02x\n",
  302. sff1, sff0, sHST, sDST);
  303. handled = 1;
  304. if (!pp || pp->state != qs_state_pkt)
  305. continue;
  306. qc = ata_qc_from_tag(ap, ap->link.active_tag);
  307. if (qc && (!(qc->tf.flags & ATA_TFLAG_POLLING))) {
  308. switch (sHST) {
  309. case 0: /* successful CPB */
  310. case 3: /* device error */
  311. qs_enter_reg_mode(qc->ap);
  312. qs_do_or_die(qc, sDST);
  313. break;
  314. default:
  315. break;
  316. }
  317. }
  318. }
  319. } while (!sFFE);
  320. return handled;
  321. }
  322. static inline unsigned int qs_intr_mmio(struct ata_host *host)
  323. {
  324. unsigned int handled = 0, port_no;
  325. for (port_no = 0; port_no < host->n_ports; ++port_no) {
  326. struct ata_port *ap = host->ports[port_no];
  327. struct qs_port_priv *pp = ap->private_data;
  328. struct ata_queued_cmd *qc;
  329. qc = ata_qc_from_tag(ap, ap->link.active_tag);
  330. if (!qc) {
  331. /*
  332. * The qstor hardware generates spurious
  333. * interrupts from time to time when switching
  334. * in and out of packet mode. There's no
  335. * obvious way to know if we're here now due
  336. * to that, so just ack the irq and pretend we
  337. * knew it was ours.. (ugh). This does not
  338. * affect packet mode.
  339. */
  340. ata_sff_check_status(ap);
  341. handled = 1;
  342. continue;
  343. }
  344. if (!pp || pp->state != qs_state_mmio)
  345. continue;
  346. if (!(qc->tf.flags & ATA_TFLAG_POLLING))
  347. handled |= ata_sff_port_intr(ap, qc);
  348. }
  349. return handled;
  350. }
  351. static irqreturn_t qs_intr(int irq, void *dev_instance)
  352. {
  353. struct ata_host *host = dev_instance;
  354. unsigned int handled = 0;
  355. unsigned long flags;
  356. spin_lock_irqsave(&host->lock, flags);
  357. handled = qs_intr_pkt(host) | qs_intr_mmio(host);
  358. spin_unlock_irqrestore(&host->lock, flags);
  359. return IRQ_RETVAL(handled);
  360. }
  361. static void qs_ata_setup_port(struct ata_ioports *port, void __iomem *base)
  362. {
  363. port->cmd_addr =
  364. port->data_addr = base + 0x400;
  365. port->error_addr =
  366. port->feature_addr = base + 0x408; /* hob_feature = 0x409 */
  367. port->nsect_addr = base + 0x410; /* hob_nsect = 0x411 */
  368. port->lbal_addr = base + 0x418; /* hob_lbal = 0x419 */
  369. port->lbam_addr = base + 0x420; /* hob_lbam = 0x421 */
  370. port->lbah_addr = base + 0x428; /* hob_lbah = 0x429 */
  371. port->device_addr = base + 0x430;
  372. port->status_addr =
  373. port->command_addr = base + 0x438;
  374. port->altstatus_addr =
  375. port->ctl_addr = base + 0x440;
  376. port->scr_addr = base + 0xc00;
  377. }
  378. static int qs_port_start(struct ata_port *ap)
  379. {
  380. struct device *dev = ap->host->dev;
  381. struct qs_port_priv *pp;
  382. void __iomem *mmio_base = qs_mmio_base(ap->host);
  383. void __iomem *chan = mmio_base + (ap->port_no * 0x4000);
  384. u64 addr;
  385. pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
  386. if (!pp)
  387. return -ENOMEM;
  388. pp->pkt = dmam_alloc_coherent(dev, QS_PKT_BYTES, &pp->pkt_dma,
  389. GFP_KERNEL);
  390. if (!pp->pkt)
  391. return -ENOMEM;
  392. ap->private_data = pp;
  393. qs_enter_reg_mode(ap);
  394. addr = (u64)pp->pkt_dma;
  395. writel((u32) addr, chan + QS_CCF_CPBA);
  396. writel((u32)(addr >> 32), chan + QS_CCF_CPBA + 4);
  397. return 0;
  398. }
  399. static void qs_host_stop(struct ata_host *host)
  400. {
  401. void __iomem *mmio_base = qs_mmio_base(host);
  402. writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
  403. writeb(QS_CNFG3_GSRST, mmio_base + QS_HCF_CNFG3); /* global reset */
  404. }
  405. static void qs_host_init(struct ata_host *host, unsigned int chip_id)
  406. {
  407. void __iomem *mmio_base = host->iomap[QS_MMIO_BAR];
  408. unsigned int port_no;
  409. writeb(0, mmio_base + QS_HCT_CTRL); /* disable host interrupts */
  410. writeb(QS_CNFG3_GSRST, mmio_base + QS_HCF_CNFG3); /* global reset */
  411. /* reset each channel in turn */
  412. for (port_no = 0; port_no < host->n_ports; ++port_no) {
  413. u8 __iomem *chan = mmio_base + (port_no * 0x4000);
  414. writeb(QS_CTR1_RDEV|QS_CTR1_RCHN, chan + QS_CCT_CTR1);
  415. writeb(QS_CTR0_REG, chan + QS_CCT_CTR0);
  416. readb(chan + QS_CCT_CTR0); /* flush */
  417. }
  418. writeb(QS_SERD3_PHY_ENA, mmio_base + QS_HVS_SERD3); /* enable phy */
  419. for (port_no = 0; port_no < host->n_ports; ++port_no) {
  420. u8 __iomem *chan = mmio_base + (port_no * 0x4000);
  421. /* set FIFO depths to same settings as Windows driver */
  422. writew(32, chan + QS_CFC_HUFT);
  423. writew(32, chan + QS_CFC_HDFT);
  424. writew(10, chan + QS_CFC_DUFT);
  425. writew( 8, chan + QS_CFC_DDFT);
  426. /* set CPB size in bytes, as a power of two */
  427. writeb(QS_CPB_ORDER, chan + QS_CCF_CSEP);
  428. }
  429. writeb(1, mmio_base + QS_HCT_CTRL); /* enable host interrupts */
  430. }
  431. /*
  432. * The QStor understands 64-bit buses, and uses 64-bit fields
  433. * for DMA pointers regardless of bus width. We just have to
  434. * make sure our DMA masks are set appropriately for whatever
  435. * bridge lies between us and the QStor, and then the DMA mapping
  436. * code will ensure we only ever "see" appropriate buffer addresses.
  437. * If we're 32-bit limited somewhere, then our 64-bit fields will
  438. * just end up with zeros in the upper 32-bits, without any special
  439. * logic required outside of this routine (below).
  440. */
  441. static int qs_set_dma_masks(struct pci_dev *pdev, void __iomem *mmio_base)
  442. {
  443. u32 bus_info = readl(mmio_base + QS_HID_HPHY);
  444. int dma_bits = (bus_info & QS_HPHY_64BIT) ? 64 : 32;
  445. int rc;
  446. rc = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(dma_bits));
  447. if (rc)
  448. dev_err(&pdev->dev, "%d-bit DMA enable failed\n", dma_bits);
  449. return rc;
  450. }
  451. static int qs_ata_init_one(struct pci_dev *pdev,
  452. const struct pci_device_id *ent)
  453. {
  454. unsigned int board_idx = (unsigned int) ent->driver_data;
  455. const struct ata_port_info *ppi[] = { &qs_port_info[board_idx], NULL };
  456. struct ata_host *host;
  457. int rc, port_no;
  458. ata_print_version_once(&pdev->dev, DRV_VERSION);
  459. /* alloc host */
  460. host = ata_host_alloc_pinfo(&pdev->dev, ppi, QS_PORTS);
  461. if (!host)
  462. return -ENOMEM;
  463. /* acquire resources and fill host */
  464. rc = pcim_enable_device(pdev);
  465. if (rc)
  466. return rc;
  467. if ((pci_resource_flags(pdev, QS_MMIO_BAR) & IORESOURCE_MEM) == 0)
  468. return -ENODEV;
  469. rc = pcim_iomap_regions(pdev, 1 << QS_MMIO_BAR, DRV_NAME);
  470. if (rc)
  471. return rc;
  472. host->iomap = pcim_iomap_table(pdev);
  473. rc = qs_set_dma_masks(pdev, host->iomap[QS_MMIO_BAR]);
  474. if (rc)
  475. return rc;
  476. for (port_no = 0; port_no < host->n_ports; ++port_no) {
  477. struct ata_port *ap = host->ports[port_no];
  478. unsigned int offset = port_no * 0x4000;
  479. void __iomem *chan = host->iomap[QS_MMIO_BAR] + offset;
  480. qs_ata_setup_port(&ap->ioaddr, chan);
  481. ata_port_pbar_desc(ap, QS_MMIO_BAR, -1, "mmio");
  482. ata_port_pbar_desc(ap, QS_MMIO_BAR, offset, "port");
  483. }
  484. /* initialize adapter */
  485. qs_host_init(host, board_idx);
  486. pci_set_master(pdev);
  487. return ata_host_activate(host, pdev->irq, qs_intr, IRQF_SHARED,
  488. &qs_ata_sht);
  489. }
  490. module_pci_driver(qs_ata_pci_driver);
  491. MODULE_AUTHOR("Mark Lord");
  492. MODULE_DESCRIPTION("Pacific Digital Corporation QStor SATA low-level driver");
  493. MODULE_LICENSE("GPL");
  494. MODULE_DEVICE_TABLE(pci, qs_ata_pci_tbl);
  495. MODULE_VERSION(DRV_VERSION);