sun8i-adda-pr-regmap.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * This driver provides regmap to access to analog part of audio codec
  4. * found on Allwinner A23, A31s, A33, H3 and A64 Socs
  5. *
  6. * Copyright 2016 Chen-Yu Tsai <[email protected]>
  7. * Copyright (C) 2018 Vasily Khoruzhick <[email protected]>
  8. */
  9. #include <linux/io.h>
  10. #include <linux/kernel.h>
  11. #include <linux/module.h>
  12. #include <linux/regmap.h>
  13. #include "sun8i-adda-pr-regmap.h"
  14. /* Analog control register access bits */
  15. #define ADDA_PR 0x0 /* PRCM base + 0x1c0 */
  16. #define ADDA_PR_RESET BIT(28)
  17. #define ADDA_PR_WRITE BIT(24)
  18. #define ADDA_PR_ADDR_SHIFT 16
  19. #define ADDA_PR_ADDR_MASK GENMASK(4, 0)
  20. #define ADDA_PR_DATA_IN_SHIFT 8
  21. #define ADDA_PR_DATA_IN_MASK GENMASK(7, 0)
  22. #define ADDA_PR_DATA_OUT_SHIFT 0
  23. #define ADDA_PR_DATA_OUT_MASK GENMASK(7, 0)
  24. /* regmap access bits */
  25. static int adda_reg_read(void *context, unsigned int reg, unsigned int *val)
  26. {
  27. void __iomem *base = (void __iomem *)context;
  28. u32 tmp;
  29. /* De-assert reset */
  30. writel(readl(base) | ADDA_PR_RESET, base);
  31. /* Clear write bit */
  32. writel(readl(base) & ~ADDA_PR_WRITE, base);
  33. /* Set register address */
  34. tmp = readl(base);
  35. tmp &= ~(ADDA_PR_ADDR_MASK << ADDA_PR_ADDR_SHIFT);
  36. tmp |= (reg & ADDA_PR_ADDR_MASK) << ADDA_PR_ADDR_SHIFT;
  37. writel(tmp, base);
  38. /* Read back value */
  39. *val = readl(base) & ADDA_PR_DATA_OUT_MASK;
  40. return 0;
  41. }
  42. static int adda_reg_write(void *context, unsigned int reg, unsigned int val)
  43. {
  44. void __iomem *base = (void __iomem *)context;
  45. u32 tmp;
  46. /* De-assert reset */
  47. writel(readl(base) | ADDA_PR_RESET, base);
  48. /* Set register address */
  49. tmp = readl(base);
  50. tmp &= ~(ADDA_PR_ADDR_MASK << ADDA_PR_ADDR_SHIFT);
  51. tmp |= (reg & ADDA_PR_ADDR_MASK) << ADDA_PR_ADDR_SHIFT;
  52. writel(tmp, base);
  53. /* Set data to write */
  54. tmp = readl(base);
  55. tmp &= ~(ADDA_PR_DATA_IN_MASK << ADDA_PR_DATA_IN_SHIFT);
  56. tmp |= (val & ADDA_PR_DATA_IN_MASK) << ADDA_PR_DATA_IN_SHIFT;
  57. writel(tmp, base);
  58. /* Set write bit to signal a write */
  59. writel(readl(base) | ADDA_PR_WRITE, base);
  60. /* Clear write bit */
  61. writel(readl(base) & ~ADDA_PR_WRITE, base);
  62. return 0;
  63. }
  64. static const struct regmap_config adda_pr_regmap_cfg = {
  65. .name = "adda-pr",
  66. .reg_bits = 5,
  67. .reg_stride = 1,
  68. .val_bits = 8,
  69. .reg_read = adda_reg_read,
  70. .reg_write = adda_reg_write,
  71. .fast_io = true,
  72. .max_register = 31,
  73. };
  74. struct regmap *sun8i_adda_pr_regmap_init(struct device *dev,
  75. void __iomem *base)
  76. {
  77. return devm_regmap_init(dev, NULL, base, &adda_pr_regmap_cfg);
  78. }
  79. EXPORT_SYMBOL_GPL(sun8i_adda_pr_regmap_init);
  80. MODULE_DESCRIPTION("Allwinner analog audio codec regmap driver");
  81. MODULE_AUTHOR("Vasily Khoruzhick <[email protected]>");
  82. MODULE_LICENSE("GPL");
  83. MODULE_ALIAS("platform:sunxi-adda-pr");