q6afe-clocks.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. // SPDX-License-Identifier: GPL-2.0
  2. // Copyright (c) 2020, Linaro Limited
  3. #include <linux/err.h>
  4. #include <linux/init.h>
  5. #include <linux/clk-provider.h>
  6. #include <linux/module.h>
  7. #include <linux/device.h>
  8. #include <linux/platform_device.h>
  9. #include "q6dsp-lpass-clocks.h"
  10. #include "q6afe.h"
  11. #define Q6AFE_CLK(id) { \
  12. .clk_id = id, \
  13. .q6dsp_clk_id = Q6AFE_##id, \
  14. .name = #id, \
  15. .rate = 19200000, \
  16. }
  17. static const struct q6dsp_clk_init q6afe_clks[] = {
  18. Q6AFE_CLK(LPASS_CLK_ID_PRI_MI2S_IBIT),
  19. Q6AFE_CLK(LPASS_CLK_ID_PRI_MI2S_EBIT),
  20. Q6AFE_CLK(LPASS_CLK_ID_SEC_MI2S_IBIT),
  21. Q6AFE_CLK(LPASS_CLK_ID_SEC_MI2S_EBIT),
  22. Q6AFE_CLK(LPASS_CLK_ID_TER_MI2S_IBIT),
  23. Q6AFE_CLK(LPASS_CLK_ID_TER_MI2S_EBIT),
  24. Q6AFE_CLK(LPASS_CLK_ID_QUAD_MI2S_IBIT),
  25. Q6AFE_CLK(LPASS_CLK_ID_QUAD_MI2S_EBIT),
  26. Q6AFE_CLK(LPASS_CLK_ID_SPEAKER_I2S_IBIT),
  27. Q6AFE_CLK(LPASS_CLK_ID_SPEAKER_I2S_EBIT),
  28. Q6AFE_CLK(LPASS_CLK_ID_SPEAKER_I2S_OSR),
  29. Q6AFE_CLK(LPASS_CLK_ID_QUI_MI2S_IBIT),
  30. Q6AFE_CLK(LPASS_CLK_ID_QUI_MI2S_EBIT),
  31. Q6AFE_CLK(LPASS_CLK_ID_SEN_MI2S_IBIT),
  32. Q6AFE_CLK(LPASS_CLK_ID_SEN_MI2S_EBIT),
  33. Q6AFE_CLK(LPASS_CLK_ID_INT0_MI2S_IBIT),
  34. Q6AFE_CLK(LPASS_CLK_ID_INT1_MI2S_IBIT),
  35. Q6AFE_CLK(LPASS_CLK_ID_INT2_MI2S_IBIT),
  36. Q6AFE_CLK(LPASS_CLK_ID_INT3_MI2S_IBIT),
  37. Q6AFE_CLK(LPASS_CLK_ID_INT4_MI2S_IBIT),
  38. Q6AFE_CLK(LPASS_CLK_ID_INT5_MI2S_IBIT),
  39. Q6AFE_CLK(LPASS_CLK_ID_INT6_MI2S_IBIT),
  40. Q6AFE_CLK(LPASS_CLK_ID_QUI_MI2S_OSR),
  41. Q6AFE_CLK(LPASS_CLK_ID_PRI_PCM_IBIT),
  42. Q6AFE_CLK(LPASS_CLK_ID_PRI_PCM_EBIT),
  43. Q6AFE_CLK(LPASS_CLK_ID_SEC_PCM_IBIT),
  44. Q6AFE_CLK(LPASS_CLK_ID_SEC_PCM_EBIT),
  45. Q6AFE_CLK(LPASS_CLK_ID_TER_PCM_IBIT),
  46. Q6AFE_CLK(LPASS_CLK_ID_TER_PCM_EBIT),
  47. Q6AFE_CLK(LPASS_CLK_ID_QUAD_PCM_IBIT),
  48. Q6AFE_CLK(LPASS_CLK_ID_QUAD_PCM_EBIT),
  49. Q6AFE_CLK(LPASS_CLK_ID_QUIN_PCM_IBIT),
  50. Q6AFE_CLK(LPASS_CLK_ID_QUIN_PCM_EBIT),
  51. Q6AFE_CLK(LPASS_CLK_ID_QUI_PCM_OSR),
  52. Q6AFE_CLK(LPASS_CLK_ID_PRI_TDM_IBIT),
  53. Q6AFE_CLK(LPASS_CLK_ID_PRI_TDM_EBIT),
  54. Q6AFE_CLK(LPASS_CLK_ID_SEC_TDM_IBIT),
  55. Q6AFE_CLK(LPASS_CLK_ID_SEC_TDM_EBIT),
  56. Q6AFE_CLK(LPASS_CLK_ID_TER_TDM_IBIT),
  57. Q6AFE_CLK(LPASS_CLK_ID_TER_TDM_EBIT),
  58. Q6AFE_CLK(LPASS_CLK_ID_QUAD_TDM_IBIT),
  59. Q6AFE_CLK(LPASS_CLK_ID_QUAD_TDM_EBIT),
  60. Q6AFE_CLK(LPASS_CLK_ID_QUIN_TDM_IBIT),
  61. Q6AFE_CLK(LPASS_CLK_ID_QUIN_TDM_EBIT),
  62. Q6AFE_CLK(LPASS_CLK_ID_QUIN_TDM_OSR),
  63. Q6AFE_CLK(LPASS_CLK_ID_MCLK_1),
  64. Q6AFE_CLK(LPASS_CLK_ID_MCLK_2),
  65. Q6AFE_CLK(LPASS_CLK_ID_MCLK_3),
  66. Q6AFE_CLK(LPASS_CLK_ID_MCLK_4),
  67. Q6AFE_CLK(LPASS_CLK_ID_INTERNAL_DIGITAL_CODEC_CORE),
  68. Q6AFE_CLK(LPASS_CLK_ID_INT_MCLK_0),
  69. Q6AFE_CLK(LPASS_CLK_ID_INT_MCLK_1),
  70. Q6AFE_CLK(LPASS_CLK_ID_WSA_CORE_MCLK),
  71. Q6AFE_CLK(LPASS_CLK_ID_WSA_CORE_NPL_MCLK),
  72. Q6AFE_CLK(LPASS_CLK_ID_VA_CORE_MCLK),
  73. Q6AFE_CLK(LPASS_CLK_ID_TX_CORE_MCLK),
  74. Q6AFE_CLK(LPASS_CLK_ID_TX_CORE_NPL_MCLK),
  75. Q6AFE_CLK(LPASS_CLK_ID_RX_CORE_MCLK),
  76. Q6AFE_CLK(LPASS_CLK_ID_RX_CORE_NPL_MCLK),
  77. Q6AFE_CLK(LPASS_CLK_ID_VA_CORE_2X_MCLK),
  78. Q6DSP_VOTE_CLK(LPASS_HW_AVTIMER_VOTE,
  79. Q6AFE_LPASS_CORE_AVTIMER_BLOCK,
  80. "LPASS_AVTIMER_MACRO"),
  81. Q6DSP_VOTE_CLK(LPASS_HW_MACRO_VOTE,
  82. Q6AFE_LPASS_CORE_HW_MACRO_BLOCK,
  83. "LPASS_HW_MACRO"),
  84. Q6DSP_VOTE_CLK(LPASS_HW_DCODEC_VOTE,
  85. Q6AFE_LPASS_CORE_HW_DCODEC_BLOCK,
  86. "LPASS_HW_DCODEC"),
  87. };
  88. static const struct q6dsp_clk_desc q6dsp_clk_q6afe __maybe_unused = {
  89. .clks = q6afe_clks,
  90. .num_clks = ARRAY_SIZE(q6afe_clks),
  91. .lpass_set_clk = q6afe_set_lpass_clock,
  92. .lpass_vote_clk = q6afe_vote_lpass_core_hw,
  93. .lpass_unvote_clk = q6afe_unvote_lpass_core_hw,
  94. };
  95. #ifdef CONFIG_OF
  96. static const struct of_device_id q6afe_clock_device_id[] = {
  97. { .compatible = "qcom,q6afe-clocks", .data = &q6dsp_clk_q6afe },
  98. {},
  99. };
  100. MODULE_DEVICE_TABLE(of, q6afe_clock_device_id);
  101. #endif
  102. static struct platform_driver q6afe_clock_platform_driver = {
  103. .driver = {
  104. .name = "q6afe-clock",
  105. .of_match_table = of_match_ptr(q6afe_clock_device_id),
  106. },
  107. .probe = q6dsp_clock_dev_probe,
  108. };
  109. module_platform_driver(q6afe_clock_platform_driver);
  110. MODULE_DESCRIPTION("Q6 Audio Frontend clock driver");
  111. MODULE_LICENSE("GPL v2");