mxs-saif.h 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Copyright (C) 2011 Freescale Semiconductor, Inc. All Rights Reserved.
  4. */
  5. #ifndef _MXS_SAIF_H
  6. #define _MXS_SAIF_H
  7. #define SAIF_CTRL 0x0
  8. #define SAIF_STAT 0x10
  9. #define SAIF_DATA 0x20
  10. #define SAIF_VERSION 0X30
  11. /* SAIF_CTRL */
  12. #define BM_SAIF_CTRL_SFTRST 0x80000000
  13. #define BM_SAIF_CTRL_CLKGATE 0x40000000
  14. #define BP_SAIF_CTRL_BITCLK_MULT_RATE 27
  15. #define BM_SAIF_CTRL_BITCLK_MULT_RATE 0x38000000
  16. #define BF_SAIF_CTRL_BITCLK_MULT_RATE(v) \
  17. (((v) << 27) & BM_SAIF_CTRL_BITCLK_MULT_RATE)
  18. #define BM_SAIF_CTRL_BITCLK_BASE_RATE 0x04000000
  19. #define BM_SAIF_CTRL_FIFO_ERROR_IRQ_EN 0x02000000
  20. #define BM_SAIF_CTRL_FIFO_SERVICE_IRQ_EN 0x01000000
  21. #define BP_SAIF_CTRL_RSRVD2 21
  22. #define BM_SAIF_CTRL_RSRVD2 0x00E00000
  23. #define BP_SAIF_CTRL_DMAWAIT_COUNT 16
  24. #define BM_SAIF_CTRL_DMAWAIT_COUNT 0x001F0000
  25. #define BF_SAIF_CTRL_DMAWAIT_COUNT(v) \
  26. (((v) << 16) & BM_SAIF_CTRL_DMAWAIT_COUNT)
  27. #define BP_SAIF_CTRL_CHANNEL_NUM_SELECT 14
  28. #define BM_SAIF_CTRL_CHANNEL_NUM_SELECT 0x0000C000
  29. #define BF_SAIF_CTRL_CHANNEL_NUM_SELECT(v) \
  30. (((v) << 14) & BM_SAIF_CTRL_CHANNEL_NUM_SELECT)
  31. #define BM_SAIF_CTRL_LRCLK_PULSE 0x00002000
  32. #define BM_SAIF_CTRL_BIT_ORDER 0x00001000
  33. #define BM_SAIF_CTRL_DELAY 0x00000800
  34. #define BM_SAIF_CTRL_JUSTIFY 0x00000400
  35. #define BM_SAIF_CTRL_LRCLK_POLARITY 0x00000200
  36. #define BM_SAIF_CTRL_BITCLK_EDGE 0x00000100
  37. #define BP_SAIF_CTRL_WORD_LENGTH 4
  38. #define BM_SAIF_CTRL_WORD_LENGTH 0x000000F0
  39. #define BF_SAIF_CTRL_WORD_LENGTH(v) \
  40. (((v) << 4) & BM_SAIF_CTRL_WORD_LENGTH)
  41. #define BM_SAIF_CTRL_BITCLK_48XFS_ENABLE 0x00000008
  42. #define BM_SAIF_CTRL_SLAVE_MODE 0x00000004
  43. #define BM_SAIF_CTRL_READ_MODE 0x00000002
  44. #define BM_SAIF_CTRL_RUN 0x00000001
  45. /* SAIF_STAT */
  46. #define BM_SAIF_STAT_PRESENT 0x80000000
  47. #define BP_SAIF_STAT_RSRVD2 17
  48. #define BM_SAIF_STAT_RSRVD2 0x7FFE0000
  49. #define BF_SAIF_STAT_RSRVD2(v) \
  50. (((v) << 17) & BM_SAIF_STAT_RSRVD2)
  51. #define BM_SAIF_STAT_DMA_PREQ 0x00010000
  52. #define BP_SAIF_STAT_RSRVD1 7
  53. #define BM_SAIF_STAT_RSRVD1 0x0000FF80
  54. #define BF_SAIF_STAT_RSRVD1(v) \
  55. (((v) << 7) & BM_SAIF_STAT_RSRVD1)
  56. #define BM_SAIF_STAT_FIFO_UNDERFLOW_IRQ 0x00000040
  57. #define BM_SAIF_STAT_FIFO_OVERFLOW_IRQ 0x00000020
  58. #define BM_SAIF_STAT_FIFO_SERVICE_IRQ 0x00000010
  59. #define BP_SAIF_STAT_RSRVD0 1
  60. #define BM_SAIF_STAT_RSRVD0 0x0000000E
  61. #define BF_SAIF_STAT_RSRVD0(v) \
  62. (((v) << 1) & BM_SAIF_STAT_RSRVD0)
  63. #define BM_SAIF_STAT_BUSY 0x00000001
  64. /* SAFI_DATA */
  65. #define BP_SAIF_DATA_PCM_RIGHT 16
  66. #define BM_SAIF_DATA_PCM_RIGHT 0xFFFF0000
  67. #define BF_SAIF_DATA_PCM_RIGHT(v) \
  68. (((v) << 16) & BM_SAIF_DATA_PCM_RIGHT)
  69. #define BP_SAIF_DATA_PCM_LEFT 0
  70. #define BM_SAIF_DATA_PCM_LEFT 0x0000FFFF
  71. #define BF_SAIF_DATA_PCM_LEFT(v) \
  72. (((v) << 0) & BM_SAIF_DATA_PCM_LEFT)
  73. /* SAIF_VERSION */
  74. #define BP_SAIF_VERSION_MAJOR 24
  75. #define BM_SAIF_VERSION_MAJOR 0xFF000000
  76. #define BF_SAIF_VERSION_MAJOR(v) \
  77. (((v) << 24) & BM_SAIF_VERSION_MAJOR)
  78. #define BP_SAIF_VERSION_MINOR 16
  79. #define BM_SAIF_VERSION_MINOR 0x00FF0000
  80. #define BF_SAIF_VERSION_MINOR(v) \
  81. (((v) << 16) & BM_SAIF_VERSION_MINOR)
  82. #define BP_SAIF_VERSION_STEP 0
  83. #define BM_SAIF_VERSION_STEP 0x0000FFFF
  84. #define BF_SAIF_VERSION_STEP(v) \
  85. (((v) << 0) & BM_SAIF_VERSION_STEP)
  86. #define MXS_SAIF_MCLK 0
  87. #include "mxs-pcm.h"
  88. struct mxs_saif {
  89. struct device *dev;
  90. struct clk *clk;
  91. unsigned int mclk;
  92. unsigned int mclk_in_use;
  93. void __iomem *base;
  94. unsigned int id;
  95. unsigned int master_id;
  96. unsigned int cur_rate;
  97. unsigned int ongoing;
  98. u32 fifo_underrun;
  99. u32 fifo_overrun;
  100. enum {
  101. MXS_SAIF_STATE_STOPPED,
  102. MXS_SAIF_STATE_RUNNING,
  103. } state;
  104. };
  105. extern int mxs_saif_put_mclk(unsigned int saif_id);
  106. extern int mxs_saif_get_mclk(unsigned int saif_id, unsigned int mclk,
  107. unsigned int rate);
  108. #endif