mt8195-dai-pcm.c 8.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * MediaTek ALSA SoC Audio DAI PCM I/F Control
  4. *
  5. * Copyright (c) 2020 MediaTek Inc.
  6. * Author: Bicycle Tsai <[email protected]>
  7. * Trevor Wu <[email protected]>
  8. */
  9. #include <linux/regmap.h>
  10. #include <sound/pcm_params.h>
  11. #include "mt8195-afe-clk.h"
  12. #include "mt8195-afe-common.h"
  13. #include "mt8195-reg.h"
  14. enum {
  15. MTK_DAI_PCM_FMT_I2S,
  16. MTK_DAI_PCM_FMT_EIAJ,
  17. MTK_DAI_PCM_FMT_MODEA,
  18. MTK_DAI_PCM_FMT_MODEB,
  19. };
  20. enum {
  21. MTK_DAI_PCM_CLK_A1SYS,
  22. MTK_DAI_PCM_CLK_A2SYS,
  23. MTK_DAI_PCM_CLK_26M_48K,
  24. MTK_DAI_PCM_CLK_26M_441K,
  25. };
  26. struct mtk_dai_pcm_rate {
  27. unsigned int rate;
  28. unsigned int reg_value;
  29. };
  30. struct mtk_dai_pcmif_priv {
  31. unsigned int slave_mode;
  32. unsigned int lrck_inv;
  33. unsigned int bck_inv;
  34. unsigned int format;
  35. };
  36. static const struct mtk_dai_pcm_rate mtk_dai_pcm_rates[] = {
  37. { .rate = 8000, .reg_value = 0, },
  38. { .rate = 16000, .reg_value = 1, },
  39. { .rate = 32000, .reg_value = 2, },
  40. { .rate = 48000, .reg_value = 3, },
  41. { .rate = 11025, .reg_value = 1, },
  42. { .rate = 22050, .reg_value = 2, },
  43. { .rate = 44100, .reg_value = 3, },
  44. };
  45. static int mtk_dai_pcm_mode(unsigned int rate)
  46. {
  47. int i;
  48. for (i = 0; i < ARRAY_SIZE(mtk_dai_pcm_rates); i++)
  49. if (mtk_dai_pcm_rates[i].rate == rate)
  50. return mtk_dai_pcm_rates[i].reg_value;
  51. return -EINVAL;
  52. }
  53. static const struct snd_kcontrol_new mtk_dai_pcm_o000_mix[] = {
  54. SOC_DAPM_SINGLE_AUTODISABLE("I000 Switch", AFE_CONN0, 0, 1, 0),
  55. SOC_DAPM_SINGLE_AUTODISABLE("I070 Switch", AFE_CONN0_2, 6, 1, 0),
  56. };
  57. static const struct snd_kcontrol_new mtk_dai_pcm_o001_mix[] = {
  58. SOC_DAPM_SINGLE_AUTODISABLE("I001 Switch", AFE_CONN1, 1, 1, 0),
  59. SOC_DAPM_SINGLE_AUTODISABLE("I071 Switch", AFE_CONN1_2, 7, 1, 0),
  60. };
  61. static const struct snd_soc_dapm_widget mtk_dai_pcm_widgets[] = {
  62. SND_SOC_DAPM_MIXER("I002", SND_SOC_NOPM, 0, 0, NULL, 0),
  63. SND_SOC_DAPM_MIXER("I003", SND_SOC_NOPM, 0, 0, NULL, 0),
  64. SND_SOC_DAPM_MIXER("O000", SND_SOC_NOPM, 0, 0,
  65. mtk_dai_pcm_o000_mix,
  66. ARRAY_SIZE(mtk_dai_pcm_o000_mix)),
  67. SND_SOC_DAPM_MIXER("O001", SND_SOC_NOPM, 0, 0,
  68. mtk_dai_pcm_o001_mix,
  69. ARRAY_SIZE(mtk_dai_pcm_o001_mix)),
  70. SND_SOC_DAPM_SUPPLY("PCM_EN", PCM_INTF_CON1,
  71. PCM_INTF_CON1_PCM_EN_SHIFT, 0, NULL, 0),
  72. SND_SOC_DAPM_INPUT("PCM1_INPUT"),
  73. SND_SOC_DAPM_OUTPUT("PCM1_OUTPUT"),
  74. SND_SOC_DAPM_CLOCK_SUPPLY("aud_asrc11"),
  75. SND_SOC_DAPM_CLOCK_SUPPLY("aud_asrc12"),
  76. SND_SOC_DAPM_CLOCK_SUPPLY("aud_pcmif"),
  77. };
  78. static const struct snd_soc_dapm_route mtk_dai_pcm_routes[] = {
  79. {"I002", NULL, "PCM1 Capture"},
  80. {"I003", NULL, "PCM1 Capture"},
  81. {"O000", "I000 Switch", "I000"},
  82. {"O001", "I001 Switch", "I001"},
  83. {"O000", "I070 Switch", "I070"},
  84. {"O001", "I071 Switch", "I071"},
  85. {"PCM1 Playback", NULL, "O000"},
  86. {"PCM1 Playback", NULL, "O001"},
  87. {"PCM1 Playback", NULL, "PCM_EN"},
  88. {"PCM1 Playback", NULL, "aud_asrc12"},
  89. {"PCM1 Playback", NULL, "aud_pcmif"},
  90. {"PCM1 Capture", NULL, "PCM_EN"},
  91. {"PCM1 Capture", NULL, "aud_asrc11"},
  92. {"PCM1 Capture", NULL, "aud_pcmif"},
  93. {"PCM1_OUTPUT", NULL, "PCM1 Playback"},
  94. {"PCM1 Capture", NULL, "PCM1_INPUT"},
  95. };
  96. static int mtk_dai_pcm_configure(struct snd_pcm_substream *substream,
  97. struct snd_soc_dai *dai)
  98. {
  99. struct snd_pcm_runtime * const runtime = substream->runtime;
  100. struct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);
  101. struct mt8195_afe_private *afe_priv = afe->platform_priv;
  102. struct mtk_dai_pcmif_priv *pcmif_priv = afe_priv->dai_priv[dai->id];
  103. unsigned int slave_mode = pcmif_priv->slave_mode;
  104. unsigned int lrck_inv = pcmif_priv->lrck_inv;
  105. unsigned int bck_inv = pcmif_priv->bck_inv;
  106. unsigned int fmt = pcmif_priv->format;
  107. unsigned int bit_width = dai->sample_bits;
  108. unsigned int val = 0;
  109. unsigned int mask = 0;
  110. int fs = 0;
  111. int mode = 0;
  112. /* sync freq mode */
  113. fs = mt8195_afe_fs_timing(runtime->rate);
  114. if (fs < 0)
  115. return -EINVAL;
  116. val |= PCM_INTF_CON2_SYNC_FREQ_MODE(fs);
  117. mask |= PCM_INTF_CON2_SYNC_FREQ_MODE_MASK;
  118. /* clk domain sel */
  119. if (runtime->rate % 8000)
  120. val |= PCM_INTF_CON2_CLK_DOMAIN_SEL(MTK_DAI_PCM_CLK_26M_441K);
  121. else
  122. val |= PCM_INTF_CON2_CLK_DOMAIN_SEL(MTK_DAI_PCM_CLK_26M_48K);
  123. mask |= PCM_INTF_CON2_CLK_DOMAIN_SEL_MASK;
  124. regmap_update_bits(afe->regmap, PCM_INTF_CON2, mask, val);
  125. val = 0;
  126. mask = 0;
  127. /* pcm mode */
  128. mode = mtk_dai_pcm_mode(runtime->rate);
  129. if (mode < 0)
  130. return -EINVAL;
  131. val |= PCM_INTF_CON1_PCM_MODE(mode);
  132. mask |= PCM_INTF_CON1_PCM_MODE_MASK;
  133. /* pcm format */
  134. val |= PCM_INTF_CON1_PCM_FMT(fmt);
  135. mask |= PCM_INTF_CON1_PCM_FMT_MASK;
  136. /* pcm sync length */
  137. if (fmt == MTK_DAI_PCM_FMT_MODEA ||
  138. fmt == MTK_DAI_PCM_FMT_MODEB)
  139. val |= PCM_INTF_CON1_SYNC_LENGTH(1);
  140. else
  141. val |= PCM_INTF_CON1_SYNC_LENGTH(bit_width);
  142. mask |= PCM_INTF_CON1_SYNC_LENGTH_MASK;
  143. /* pcm bits, word length */
  144. if (bit_width > 16) {
  145. val |= PCM_INTF_CON1_PCM_24BIT;
  146. val |= PCM_INTF_CON1_PCM_WLEN_64BCK;
  147. } else {
  148. val |= PCM_INTF_CON1_PCM_16BIT;
  149. val |= PCM_INTF_CON1_PCM_WLEN_32BCK;
  150. }
  151. mask |= PCM_INTF_CON1_PCM_BIT_MASK;
  152. mask |= PCM_INTF_CON1_PCM_WLEN_MASK;
  153. /* master/slave */
  154. if (!slave_mode) {
  155. val |= PCM_INTF_CON1_PCM_MASTER;
  156. if (lrck_inv)
  157. val |= PCM_INTF_CON1_SYNC_OUT_INV;
  158. if (bck_inv)
  159. val |= PCM_INTF_CON1_BCLK_OUT_INV;
  160. mask |= PCM_INTF_CON1_CLK_OUT_INV_MASK;
  161. } else {
  162. val |= PCM_INTF_CON1_PCM_SLAVE;
  163. if (lrck_inv)
  164. val |= PCM_INTF_CON1_SYNC_IN_INV;
  165. if (bck_inv)
  166. val |= PCM_INTF_CON1_BCLK_IN_INV;
  167. mask |= PCM_INTF_CON1_CLK_IN_INV_MASK;
  168. /* TODO: add asrc setting for slave mode */
  169. }
  170. mask |= PCM_INTF_CON1_PCM_M_S_MASK;
  171. regmap_update_bits(afe->regmap, PCM_INTF_CON1, mask, val);
  172. return 0;
  173. }
  174. /* dai ops */
  175. static int mtk_dai_pcm_prepare(struct snd_pcm_substream *substream,
  176. struct snd_soc_dai *dai)
  177. {
  178. dev_dbg(dai->dev, "%s(), id %d, stream %d, widget active p %d, c %d\n",
  179. __func__, dai->id, substream->stream,
  180. dai->playback_widget->active, dai->capture_widget->active);
  181. if (dai->playback_widget->active || dai->capture_widget->active)
  182. return 0;
  183. return mtk_dai_pcm_configure(substream, dai);
  184. }
  185. static int mtk_dai_pcm_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
  186. {
  187. struct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);
  188. struct mt8195_afe_private *afe_priv = afe->platform_priv;
  189. struct mtk_dai_pcmif_priv *pcmif_priv = afe_priv->dai_priv[dai->id];
  190. dev_dbg(dai->dev, "%s fmt 0x%x\n", __func__, fmt);
  191. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  192. case SND_SOC_DAIFMT_I2S:
  193. pcmif_priv->format = MTK_DAI_PCM_FMT_I2S;
  194. break;
  195. case SND_SOC_DAIFMT_DSP_A:
  196. pcmif_priv->format = MTK_DAI_PCM_FMT_MODEA;
  197. break;
  198. case SND_SOC_DAIFMT_DSP_B:
  199. pcmif_priv->format = MTK_DAI_PCM_FMT_MODEB;
  200. break;
  201. default:
  202. return -EINVAL;
  203. }
  204. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  205. case SND_SOC_DAIFMT_NB_NF:
  206. pcmif_priv->bck_inv = 0;
  207. pcmif_priv->lrck_inv = 0;
  208. break;
  209. case SND_SOC_DAIFMT_NB_IF:
  210. pcmif_priv->bck_inv = 0;
  211. pcmif_priv->lrck_inv = 1;
  212. break;
  213. case SND_SOC_DAIFMT_IB_NF:
  214. pcmif_priv->bck_inv = 1;
  215. pcmif_priv->lrck_inv = 0;
  216. break;
  217. case SND_SOC_DAIFMT_IB_IF:
  218. pcmif_priv->bck_inv = 1;
  219. pcmif_priv->lrck_inv = 1;
  220. break;
  221. default:
  222. return -EINVAL;
  223. }
  224. switch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {
  225. case SND_SOC_DAIFMT_BC_FC:
  226. pcmif_priv->slave_mode = 1;
  227. break;
  228. case SND_SOC_DAIFMT_BP_FP:
  229. pcmif_priv->slave_mode = 0;
  230. break;
  231. default:
  232. return -EINVAL;
  233. }
  234. return 0;
  235. }
  236. static const struct snd_soc_dai_ops mtk_dai_pcm_ops = {
  237. .prepare = mtk_dai_pcm_prepare,
  238. .set_fmt = mtk_dai_pcm_set_fmt,
  239. };
  240. /* dai driver */
  241. #define MTK_PCM_RATES (SNDRV_PCM_RATE_8000_48000)
  242. #define MTK_PCM_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\
  243. SNDRV_PCM_FMTBIT_S24_LE |\
  244. SNDRV_PCM_FMTBIT_S32_LE)
  245. static struct snd_soc_dai_driver mtk_dai_pcm_driver[] = {
  246. {
  247. .name = "PCM1",
  248. .id = MT8195_AFE_IO_PCM,
  249. .playback = {
  250. .stream_name = "PCM1 Playback",
  251. .channels_min = 1,
  252. .channels_max = 2,
  253. .rates = MTK_PCM_RATES,
  254. .formats = MTK_PCM_FORMATS,
  255. },
  256. .capture = {
  257. .stream_name = "PCM1 Capture",
  258. .channels_min = 1,
  259. .channels_max = 2,
  260. .rates = MTK_PCM_RATES,
  261. .formats = MTK_PCM_FORMATS,
  262. },
  263. .ops = &mtk_dai_pcm_ops,
  264. .symmetric_rate = 1,
  265. .symmetric_sample_bits = 1,
  266. },
  267. };
  268. static int init_pcmif_priv_data(struct mtk_base_afe *afe)
  269. {
  270. struct mt8195_afe_private *afe_priv = afe->platform_priv;
  271. struct mtk_dai_pcmif_priv *pcmif_priv;
  272. pcmif_priv = devm_kzalloc(afe->dev, sizeof(struct mtk_dai_pcmif_priv),
  273. GFP_KERNEL);
  274. if (!pcmif_priv)
  275. return -ENOMEM;
  276. afe_priv->dai_priv[MT8195_AFE_IO_PCM] = pcmif_priv;
  277. return 0;
  278. }
  279. int mt8195_dai_pcm_register(struct mtk_base_afe *afe)
  280. {
  281. struct mtk_base_afe_dai *dai;
  282. dai = devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL);
  283. if (!dai)
  284. return -ENOMEM;
  285. list_add(&dai->list, &afe->sub_dais);
  286. dai->dai_drivers = mtk_dai_pcm_driver;
  287. dai->num_dai_drivers = ARRAY_SIZE(mtk_dai_pcm_driver);
  288. dai->dapm_widgets = mtk_dai_pcm_widgets;
  289. dai->num_dapm_widgets = ARRAY_SIZE(mtk_dai_pcm_widgets);
  290. dai->dapm_routes = mtk_dai_pcm_routes;
  291. dai->num_dapm_routes = ARRAY_SIZE(mtk_dai_pcm_routes);
  292. return init_pcmif_priv_data(afe);
  293. }