fsl_xcvr.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * NXP XCVR ALSA SoC Digital Audio Interface (DAI) driver
  4. *
  5. * Copyright 2019 NXP
  6. */
  7. #ifndef __FSL_XCVR_H
  8. #define __FSL_XCVR_H
  9. #define FSL_XCVR_MODE_SPDIF 0
  10. #define FSL_XCVR_MODE_ARC 1
  11. #define FSL_XCVR_MODE_EARC 2
  12. /* XCVR Registers */
  13. #define FSL_XCVR_REG_OFFSET 0x800 /* regs offset */
  14. #define FSL_XCVR_FIFO_SIZE 0x80 /* 128 */
  15. #define FSL_XCVR_FIFO_WMK_RX (FSL_XCVR_FIFO_SIZE >> 1) /* 64 */
  16. #define FSL_XCVR_FIFO_WMK_TX (FSL_XCVR_FIFO_SIZE >> 1) /* 64 */
  17. #define FSL_XCVR_MAXBURST_RX (FSL_XCVR_FIFO_WMK_RX >> 2) /* 16 */
  18. #define FSL_XCVR_MAXBURST_TX (FSL_XCVR_FIFO_WMK_TX >> 2) /* 16 */
  19. #define FSL_XCVR_RX_FIFO_ADDR 0x0C00
  20. #define FSL_XCVR_TX_FIFO_ADDR 0x0E00
  21. #define FSL_XCVR_VERSION 0x00 /* Version */
  22. #define FSL_XCVR_EXT_CTRL 0x10 /* Control */
  23. #define FSL_XCVR_EXT_STATUS 0x20 /* Status */
  24. #define FSL_XCVR_EXT_IER0 0x30 /* Interrupt en 0 */
  25. #define FSL_XCVR_EXT_IER1 0x40 /* Interrupt en 1 */
  26. #define FSL_XCVR_EXT_ISR 0x50 /* Interrupt status */
  27. #define FSL_XCVR_EXT_ISR_SET 0x54 /* Interrupt status */
  28. #define FSL_XCVR_EXT_ISR_CLR 0x58 /* Interrupt status */
  29. #define FSL_XCVR_EXT_ISR_TOG 0x5C /* Interrupt status */
  30. #define FSL_XCVR_IER 0x70 /* Interrupt en for M0+ */
  31. #define FSL_XCVR_ISR 0x80 /* Interrupt status */
  32. #define FSL_XCVR_ISR_SET 0x84 /* Interrupt status set */
  33. #define FSL_XCVR_ISR_CLR 0x88 /* Interrupt status clear */
  34. #define FSL_XCVR_ISR_TOG 0x8C /* Interrupt status toggle */
  35. #define FSL_XCVR_PHY_AI_CTRL 0x90
  36. #define FSL_XCVR_PHY_AI_CTRL_SET 0x94
  37. #define FSL_XCVR_PHY_AI_CTRL_CLR 0x98
  38. #define FSL_XCVR_PHY_AI_CTRL_TOG 0x9C
  39. #define FSL_XCVR_PHY_AI_WDATA 0xA0
  40. #define FSL_XCVR_PHY_AI_RDATA 0xA4
  41. #define FSL_XCVR_CLK_CTRL 0xB0
  42. #define FSL_XCVR_RX_DPTH_CTRL 0x180 /* RX datapath ctrl reg */
  43. #define FSL_XCVR_RX_DPTH_CTRL_SET 0x184
  44. #define FSL_XCVR_RX_DPTH_CTRL_CLR 0x188
  45. #define FSL_XCVR_RX_DPTH_CTRL_TOG 0x18c
  46. #define FSL_XCVR_TX_DPTH_CTRL 0x220 /* TX datapath ctrl reg */
  47. #define FSL_XCVR_TX_DPTH_CTRL_SET 0x224
  48. #define FSL_XCVR_TX_DPTH_CTRL_CLR 0x228
  49. #define FSL_XCVR_TX_DPTH_CTRL_TOG 0x22C
  50. #define FSL_XCVR_TX_CS_DATA_0 0x230 /* TX channel status bits regs */
  51. #define FSL_XCVR_TX_CS_DATA_1 0x234
  52. #define FSL_XCVR_TX_CS_DATA_2 0x238
  53. #define FSL_XCVR_TX_CS_DATA_3 0x23C
  54. #define FSL_XCVR_TX_CS_DATA_4 0x240
  55. #define FSL_XCVR_TX_CS_DATA_5 0x244
  56. #define FSL_XCVR_DEBUG_REG_0 0x2E0
  57. #define FSL_XCVR_DEBUG_REG_1 0x2F0
  58. #define FSL_XCVR_MAX_REG FSL_XCVR_DEBUG_REG_1
  59. #define FSL_XCVR_EXT_CTRL_CORE_RESET BIT(31)
  60. #define FSL_XCVR_EXT_CTRL_RX_CMDC_RESET BIT(30)
  61. #define FSL_XCVR_EXT_CTRL_TX_CMDC_RESET BIT(29)
  62. #define FSL_XCVR_EXT_CTRL_CMDC_RESET(t) (t ? BIT(29) : BIT(30))
  63. #define FSL_XCVR_EXT_CTRL_RX_DPTH_RESET BIT(28)
  64. #define FSL_XCVR_EXT_CTRL_TX_DPTH_RESET BIT(27)
  65. #define FSL_XCVR_EXT_CTRL_DPTH_RESET(t) (t ? BIT(27) : BIT(28))
  66. #define FSL_XCVR_EXT_CTRL_TX_RX_MODE BIT(26)
  67. #define FSL_XCVR_EXT_CTRL_DMA_RD_DIS BIT(25)
  68. #define FSL_XCVR_EXT_CTRL_DMA_WR_DIS BIT(24)
  69. #define FSL_XCVR_EXT_CTRL_DMA_DIS(t) (t ? BIT(24) : BIT(25))
  70. #define FSL_XCVR_EXT_CTRL_SPDIF_MODE BIT(23)
  71. #define FSL_XCVR_EXT_CTRL_SLEEP_MODE BIT(21)
  72. #define FSL_XCVR_EXT_CTRL_TX_FWM_SHFT 0
  73. #define FSL_XCVR_EXT_CTRL_TX_FWM_MASK GENMASK(6, 0)
  74. #define FSL_XCVR_EXT_CTRL_TX_FWM(i) (((i) << FSL_XCVR_EXT_CTRL_TX_FWM_SHFT) \
  75. & FSL_XCVR_EXT_CTRL_TX_FWM_MASK)
  76. #define FSL_XCVR_EXT_CTRL_RX_FWM_SHFT 8
  77. #define FSL_XCVR_EXT_CTRL_RX_FWM_MASK GENMASK(14, 8)
  78. #define FSL_XCVR_EXT_CTRL_RX_FWM(i) (((i) << FSL_XCVR_EXT_CTRL_RX_FWM_SHFT) \
  79. & FSL_XCVR_EXT_CTRL_RX_FWM_MASK)
  80. #define FSL_XCVR_EXT_CTRL_PAGE_SHFT 16
  81. #define FSL_XCVR_EXT_CTRL_PAGE_MASK GENMASK(19, 16)
  82. #define FSL_XCVR_EXT_CTRL_PAGE(i) (((i) << FSL_XCVR_EXT_CTRL_PAGE_SHFT) \
  83. & FSL_XCVR_EXT_CTRL_PAGE_MASK)
  84. #define FSL_XCVR_EXT_STUS_NT_FIFO_ENTR GENMASK(7, 0)
  85. #define FSL_XCVR_EXT_STUS_NR_FIFO_ENTR GENMASK(15, 8)
  86. #define FSL_XCVR_EXT_STUS_CM0_SLEEPING BIT(16)
  87. #define FSL_XCVR_EXT_STUS_CM0_DEEP_SLP BIT(17)
  88. #define FSL_XCVR_EXT_STUS_CM0_SLP_HACK BIT(18)
  89. #define FSL_XCVR_EXT_STUS_RX_CMDC_RSTO BIT(23)
  90. #define FSL_XCVR_EXT_STUS_TX_CMDC_RSTO BIT(24)
  91. #define FSL_XCVR_EXT_STUS_RX_CMDC_COTO BIT(25)
  92. #define FSL_XCVR_EXT_STUS_TX_CMDC_COTO BIT(26)
  93. #define FSL_XCVR_EXT_STUS_HB_STATUS BIT(27)
  94. #define FSL_XCVR_EXT_STUS_NEW_UD4_REC BIT(28)
  95. #define FSL_XCVR_EXT_STUS_NEW_UD5_REC BIT(29)
  96. #define FSL_XCVR_EXT_STUS_NEW_UD6_REC BIT(30)
  97. #define FSL_XCVR_EXT_STUS_HPD_INPUT BIT(31)
  98. #define FSL_XCVR_IRQ_NEW_CS BIT(0)
  99. #define FSL_XCVR_IRQ_NEW_UD BIT(1)
  100. #define FSL_XCVR_IRQ_MUTE BIT(2)
  101. #define FSL_XCVR_IRQ_CMDC_RESP_TO BIT(3)
  102. #define FSL_XCVR_IRQ_ECC_ERR BIT(4)
  103. #define FSL_XCVR_IRQ_PREAMBLE_MISMATCH BIT(5)
  104. #define FSL_XCVR_IRQ_FIFO_UOFL_ERR BIT(6)
  105. #define FSL_XCVR_IRQ_HOST_WAKEUP BIT(7)
  106. #define FSL_XCVR_IRQ_HOST_OHPD BIT(8)
  107. #define FSL_XCVR_IRQ_DMAC_NO_DATA_REC BIT(9)
  108. #define FSL_XCVR_IRQ_DMAC_FMT_CHG_DET BIT(10)
  109. #define FSL_XCVR_IRQ_HB_STATE_CHG BIT(11)
  110. #define FSL_XCVR_IRQ_CMDC_STATUS_UPD BIT(12)
  111. #define FSL_XCVR_IRQ_TEMP_UPD BIT(13)
  112. #define FSL_XCVR_IRQ_DMA_RD_REQ BIT(14)
  113. #define FSL_XCVR_IRQ_DMA_WR_REQ BIT(15)
  114. #define FSL_XCVR_IRQ_DMAC_BME_BIT_ERR BIT(16)
  115. #define FSL_XCVR_IRQ_PREAMBLE_MATCH BIT(17)
  116. #define FSL_XCVR_IRQ_M_W_PRE_MISMATCH BIT(18)
  117. #define FSL_XCVR_IRQ_B_PRE_MISMATCH BIT(19)
  118. #define FSL_XCVR_IRQ_UNEXP_PRE_REC BIT(20)
  119. #define FSL_XCVR_IRQ_ARC_MODE BIT(21)
  120. #define FSL_XCVR_IRQ_CH_UD_OFLOW BIT(22)
  121. #define FSL_XCVR_IRQ_EARC_ALL (FSL_XCVR_IRQ_NEW_CS | \
  122. FSL_XCVR_IRQ_NEW_UD | \
  123. FSL_XCVR_IRQ_MUTE | \
  124. FSL_XCVR_IRQ_FIFO_UOFL_ERR | \
  125. FSL_XCVR_IRQ_HOST_WAKEUP | \
  126. FSL_XCVR_IRQ_ARC_MODE)
  127. #define FSL_XCVR_ISR_CMDC_TX_EN BIT(3)
  128. #define FSL_XCVR_ISR_HPD_TGL BIT(15)
  129. #define FSL_XCVR_ISR_DMAC_SPARE_INT BIT(19)
  130. #define FSL_XCVR_ISR_SET_SPDIF_RX_INT BIT(20)
  131. #define FSL_XCVR_ISR_SET_SPDIF_TX_INT BIT(21)
  132. #define FSL_XCVR_ISR_SET_SPDIF_MODE(t) (t ? BIT(21) : BIT(20))
  133. #define FSL_XCVR_ISR_SET_ARC_CM_INT BIT(22)
  134. #define FSL_XCVR_ISR_SET_ARC_SE_INT BIT(23)
  135. #define FSL_XCVR_PHY_AI_ADDR_MASK GENMASK(7, 0)
  136. #define FSL_XCVR_PHY_AI_RESETN BIT(15)
  137. #define FSL_XCVR_PHY_AI_TOG_PLL BIT(24)
  138. #define FSL_XCVR_PHY_AI_TOG_DONE_PLL BIT(25)
  139. #define FSL_XCVR_PHY_AI_TOG_PHY BIT(26)
  140. #define FSL_XCVR_PHY_AI_TOG_DONE_PHY BIT(27)
  141. #define FSL_XCVR_PHY_AI_RW_MASK BIT(31)
  142. #define FSL_XCVR_RX_DPTH_CTRL_PAPB_FIFO_STATUS BIT(0)
  143. #define FSL_XCVR_RX_DPTH_CTRL_DIS_PRE_ERR_CHK BIT(1)
  144. #define FSL_XCVR_RX_DPTH_CTRL_DIS_NOD_REC_CHK BIT(2)
  145. #define FSL_XCVR_RX_DPTH_CTRL_ECC_VUC_BIT_CHK BIT(3)
  146. #define FSL_XCVR_RX_DPTH_CTRL_EN_CMP_PAR_CALC BIT(4)
  147. #define FSL_XCVR_RX_DPTH_CTRL_RST_PKT_CNT_FIFO BIT(5)
  148. #define FSL_XCVR_RX_DPTH_CTRL_STORE_FMT BIT(6)
  149. #define FSL_XCVR_RX_DPTH_CTRL_EN_PAR_CALC BIT(7)
  150. #define FSL_XCVR_RX_DPTH_CTRL_UDR BIT(8)
  151. #define FSL_XCVR_RX_DPTH_CTRL_CSR BIT(9)
  152. #define FSL_XCVR_RX_DPTH_CTRL_UDA BIT(10)
  153. #define FSL_XCVR_RX_DPTH_CTRL_CSA BIT(11)
  154. #define FSL_XCVR_RX_DPTH_CTRL_CLR_RX_FIFO BIT(12)
  155. #define FSL_XCVR_RX_DPTH_CTRL_DIS_B_PRE_ERR_CHK BIT(13)
  156. #define FSL_XCVR_RX_DPTH_CTRL_PABS BIT(19)
  157. #define FSL_XCVR_RX_DPTH_CTRL_DTS_CDS BIT(20)
  158. #define FSL_XCVR_RX_DPTH_CTRL_BLKC BIT(21)
  159. #define FSL_XCVR_RX_DPTH_CTRL_MUTE_CTRL BIT(22)
  160. #define FSL_XCVR_RX_DPTH_CTRL_MUTE_MODE BIT(23)
  161. #define FSL_XCVR_RX_DPTH_CTRL_FMT_CHG_CTRL BIT(24)
  162. #define FSL_XCVR_RX_DPTH_CTRL_FMT_CHG_MODE BIT(25)
  163. #define FSL_XCVR_RX_DPTH_CTRL_LAYB_CTRL BIT(26)
  164. #define FSL_XCVR_RX_DPTH_CTRL_LAYB_MODE BIT(27)
  165. #define FSL_XCVR_RX_DPTH_CTRL_PRC BIT(28)
  166. #define FSL_XCVR_RX_DPTH_CTRL_COMP BIT(29)
  167. #define FSL_XCVR_RX_DPTH_CTRL_FSM GENMASK(31, 30)
  168. #define FSL_XCVR_TX_DPTH_CTRL_CS_ACK BIT(0)
  169. #define FSL_XCVR_TX_DPTH_CTRL_UD_ACK BIT(1)
  170. #define FSL_XCVR_TX_DPTH_CTRL_CS_MOD BIT(2)
  171. #define FSL_XCVR_TX_DPTH_CTRL_UD_MOD BIT(3)
  172. #define FSL_XCVR_TX_DPTH_CTRL_VLD_MOD BIT(4)
  173. #define FSL_XCVR_TX_DPTH_CTRL_FRM_VLD BIT(5)
  174. #define FSL_XCVR_TX_DPTH_CTRL_EN_PARITY BIT(6)
  175. #define FSL_XCVR_TX_DPTH_CTRL_EN_PREAMBLE BIT(7)
  176. #define FSL_XCVR_TX_DPTH_CTRL_EN_ECC_INTER BIT(8)
  177. #define FSL_XCVR_TX_DPTH_CTRL_BYPASS_FEM BIT(10)
  178. #define FSL_XCVR_TX_DPTH_CTRL_FRM_FMT BIT(11)
  179. #define FSL_XCVR_TX_DPTH_CTRL_STRT_DATA_TX BIT(14)
  180. #define FSL_XCVR_TX_DPTH_CTRL_ADD_CYC_TX_OE_STR BIT(15)
  181. #define FSL_XCVR_TX_DPTH_CTRL_ADD_CYC_TX_OE_END BIT(16)
  182. #define FSL_XCVR_TX_DPTH_CTRL_CLK_RATIO BIT(29)
  183. #define FSL_XCVR_TX_DPTH_CTRL_TM_NO_PRE_BME GENMASK(31, 30)
  184. #define FSL_XCVR_PHY_AI_CTRL_AI_RESETN BIT(15)
  185. #define FSL_XCVR_PLL_CTRL0 0x00
  186. #define FSL_XCVR_PLL_CTRL0_SET 0x04
  187. #define FSL_XCVR_PLL_CTRL0_CLR 0x08
  188. #define FSL_XCVR_PLL_NUM 0x20
  189. #define FSL_XCVR_PLL_DEN 0x30
  190. #define FSL_XCVR_PLL_PDIV 0x40
  191. #define FSL_XCVR_PLL_BANDGAP_SET 0x54
  192. #define FSL_XCVR_PHY_CTRL 0x00
  193. #define FSL_XCVR_PHY_CTRL_SET 0x04
  194. #define FSL_XCVR_PHY_CTRL_CLR 0x08
  195. #define FSL_XCVR_PHY_CTRL2 0x70
  196. #define FSL_XCVR_PHY_CTRL2_SET 0x74
  197. #define FSL_XCVR_PHY_CTRL2_CLR 0x78
  198. #define FSL_XCVR_PLL_BANDGAP_EN_VBG BIT(0)
  199. #define FSL_XCVR_PLL_CTRL0_HROFF BIT(13)
  200. #define FSL_XCVR_PLL_CTRL0_PWP BIT(14)
  201. #define FSL_XCVR_PLL_CTRL0_CM0_EN BIT(24)
  202. #define FSL_XCVR_PLL_CTRL0_CM1_EN BIT(25)
  203. #define FSL_XCVR_PLL_CTRL0_CM2_EN BIT(26)
  204. #define FSL_XCVR_PLL_PDIVx(v, i) ((v & 0x7) << (4 * i))
  205. #define FSL_XCVR_PHY_CTRL_PHY_EN BIT(0)
  206. #define FSL_XCVR_PHY_CTRL_RX_CM_EN BIT(1)
  207. #define FSL_XCVR_PHY_CTRL_TSDIFF_OE BIT(5)
  208. #define FSL_XCVR_PHY_CTRL_SPDIF_EN BIT(8)
  209. #define FSL_XCVR_PHY_CTRL_ARC_MODE_SE_EN BIT(9)
  210. #define FSL_XCVR_PHY_CTRL_ARC_MODE_CM_EN BIT(10)
  211. #define FSL_XCVR_PHY_CTRL_TX_CLK_MASK GENMASK(26, 25)
  212. #define FSL_XCVR_PHY_CTRL_TX_CLK_HDMI_SS BIT(25)
  213. #define FSL_XCVR_PHY_CTRL_TX_CLK_AUD_SS BIT(26)
  214. #define FSL_XCVR_PHY_CTRL2_EARC_TXMS BIT(14)
  215. #define FSL_XCVR_CS_DATA_0_FS_MASK GENMASK(31, 24)
  216. #define FSL_XCVR_CS_DATA_0_FS_32000 0x3000000
  217. #define FSL_XCVR_CS_DATA_0_FS_44100 0x0000000
  218. #define FSL_XCVR_CS_DATA_0_FS_48000 0x2000000
  219. #define FSL_XCVR_CS_DATA_0_FS_64000 0xB000000
  220. #define FSL_XCVR_CS_DATA_0_FS_88200 0x8000000
  221. #define FSL_XCVR_CS_DATA_0_FS_96000 0xA000000
  222. #define FSL_XCVR_CS_DATA_0_FS_176400 0xC000000
  223. #define FSL_XCVR_CS_DATA_0_FS_192000 0xE000000
  224. #define FSL_XCVR_CS_DATA_0_CH_MASK 0x3A
  225. #define FSL_XCVR_CS_DATA_0_CH_U2LPCM 0x00
  226. #define FSL_XCVR_CS_DATA_0_CH_UMLPCM 0x20
  227. #define FSL_XCVR_CS_DATA_0_CH_U1BAUD 0x30
  228. #define FSL_XCVR_CS_DATA_1_CH_MASK 0xF000
  229. #define FSL_XCVR_CS_DATA_1_CH_2 0x0000
  230. #define FSL_XCVR_CS_DATA_1_CH_8 0x7000
  231. #define FSL_XCVR_CS_DATA_1_CH_16 0xB000
  232. #define FSL_XCVR_CS_DATA_1_CH_32 0x3000
  233. /* Data memory structures */
  234. #define FSL_XCVR_RX_CS_CTRL_0 0x20 /* First RX CS control register */
  235. #define FSL_XCVR_RX_CS_CTRL_1 0x24 /* Second RX CS control register */
  236. #define FSL_XCVR_RX_CS_BUFF_0 0x80 /* First RX CS buffer */
  237. #define FSL_XCVR_RX_CS_BUFF_1 0xA0 /* Second RX CS buffer */
  238. #define FSL_XCVR_CAP_DATA_STR 0x300 /* Capabilities data structure */
  239. #endif /* __FSL_XCVR_H */