fsl_audmix.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * NXP AUDMIX ALSA SoC Digital Audio Interface (DAI) driver
  4. *
  5. * Copyright 2017 NXP
  6. */
  7. #include <linux/clk.h>
  8. #include <linux/module.h>
  9. #include <linux/of_platform.h>
  10. #include <linux/pm_runtime.h>
  11. #include <sound/soc.h>
  12. #include <sound/pcm_params.h>
  13. #include "fsl_audmix.h"
  14. #define SOC_ENUM_SINGLE_S(xreg, xshift, xtexts) \
  15. SOC_ENUM_SINGLE(xreg, xshift, ARRAY_SIZE(xtexts), xtexts)
  16. static const char
  17. *tdm_sel[] = { "TDM1", "TDM2", },
  18. *mode_sel[] = { "Disabled", "TDM1", "TDM2", "Mixed", },
  19. *width_sel[] = { "16b", "18b", "20b", "24b", "32b", },
  20. *endis_sel[] = { "Disabled", "Enabled", },
  21. *updn_sel[] = { "Downward", "Upward", },
  22. *mask_sel[] = { "Unmask", "Mask", };
  23. static const struct soc_enum fsl_audmix_enum[] = {
  24. /* FSL_AUDMIX_CTR enums */
  25. SOC_ENUM_SINGLE_S(FSL_AUDMIX_CTR, FSL_AUDMIX_CTR_MIXCLK_SHIFT, tdm_sel),
  26. SOC_ENUM_SINGLE_S(FSL_AUDMIX_CTR, FSL_AUDMIX_CTR_OUTSRC_SHIFT, mode_sel),
  27. SOC_ENUM_SINGLE_S(FSL_AUDMIX_CTR, FSL_AUDMIX_CTR_OUTWIDTH_SHIFT, width_sel),
  28. SOC_ENUM_SINGLE_S(FSL_AUDMIX_CTR, FSL_AUDMIX_CTR_MASKRTDF_SHIFT, mask_sel),
  29. SOC_ENUM_SINGLE_S(FSL_AUDMIX_CTR, FSL_AUDMIX_CTR_MASKCKDF_SHIFT, mask_sel),
  30. SOC_ENUM_SINGLE_S(FSL_AUDMIX_CTR, FSL_AUDMIX_CTR_SYNCMODE_SHIFT, endis_sel),
  31. SOC_ENUM_SINGLE_S(FSL_AUDMIX_CTR, FSL_AUDMIX_CTR_SYNCSRC_SHIFT, tdm_sel),
  32. /* FSL_AUDMIX_ATCR0 enums */
  33. SOC_ENUM_SINGLE_S(FSL_AUDMIX_ATCR0, 0, endis_sel),
  34. SOC_ENUM_SINGLE_S(FSL_AUDMIX_ATCR0, 1, updn_sel),
  35. /* FSL_AUDMIX_ATCR1 enums */
  36. SOC_ENUM_SINGLE_S(FSL_AUDMIX_ATCR1, 0, endis_sel),
  37. SOC_ENUM_SINGLE_S(FSL_AUDMIX_ATCR1, 1, updn_sel),
  38. };
  39. struct fsl_audmix_state {
  40. u8 tdms;
  41. u8 clk;
  42. char msg[64];
  43. };
  44. static const struct fsl_audmix_state prms[4][4] = {{
  45. /* DIS->DIS, do nothing */
  46. { .tdms = 0, .clk = 0, .msg = "" },
  47. /* DIS->TDM1*/
  48. { .tdms = 1, .clk = 1, .msg = "DIS->TDM1: TDM1 not started!\n" },
  49. /* DIS->TDM2*/
  50. { .tdms = 2, .clk = 2, .msg = "DIS->TDM2: TDM2 not started!\n" },
  51. /* DIS->MIX */
  52. { .tdms = 3, .clk = 0, .msg = "DIS->MIX: Please start both TDMs!\n" }
  53. }, { /* TDM1->DIS */
  54. { .tdms = 1, .clk = 0, .msg = "TDM1->DIS: TDM1 not started!\n" },
  55. /* TDM1->TDM1, do nothing */
  56. { .tdms = 0, .clk = 0, .msg = "" },
  57. /* TDM1->TDM2 */
  58. { .tdms = 3, .clk = 2, .msg = "TDM1->TDM2: Please start both TDMs!\n" },
  59. /* TDM1->MIX */
  60. { .tdms = 3, .clk = 0, .msg = "TDM1->MIX: Please start both TDMs!\n" }
  61. }, { /* TDM2->DIS */
  62. { .tdms = 2, .clk = 0, .msg = "TDM2->DIS: TDM2 not started!\n" },
  63. /* TDM2->TDM1 */
  64. { .tdms = 3, .clk = 1, .msg = "TDM2->TDM1: Please start both TDMs!\n" },
  65. /* TDM2->TDM2, do nothing */
  66. { .tdms = 0, .clk = 0, .msg = "" },
  67. /* TDM2->MIX */
  68. { .tdms = 3, .clk = 0, .msg = "TDM2->MIX: Please start both TDMs!\n" }
  69. }, { /* MIX->DIS */
  70. { .tdms = 3, .clk = 0, .msg = "MIX->DIS: Please start both TDMs!\n" },
  71. /* MIX->TDM1 */
  72. { .tdms = 3, .clk = 1, .msg = "MIX->TDM1: Please start both TDMs!\n" },
  73. /* MIX->TDM2 */
  74. { .tdms = 3, .clk = 2, .msg = "MIX->TDM2: Please start both TDMs!\n" },
  75. /* MIX->MIX, do nothing */
  76. { .tdms = 0, .clk = 0, .msg = "" }
  77. }, };
  78. static int fsl_audmix_state_trans(struct snd_soc_component *comp,
  79. unsigned int *mask, unsigned int *ctr,
  80. const struct fsl_audmix_state prm)
  81. {
  82. struct fsl_audmix *priv = snd_soc_component_get_drvdata(comp);
  83. /* Enforce all required TDMs are started */
  84. if ((priv->tdms & prm.tdms) != prm.tdms) {
  85. dev_dbg(comp->dev, "%s", prm.msg);
  86. return -EINVAL;
  87. }
  88. switch (prm.clk) {
  89. case 1:
  90. case 2:
  91. /* Set mix clock */
  92. (*mask) |= FSL_AUDMIX_CTR_MIXCLK_MASK;
  93. (*ctr) |= FSL_AUDMIX_CTR_MIXCLK(prm.clk - 1);
  94. break;
  95. default:
  96. break;
  97. }
  98. return 0;
  99. }
  100. static int fsl_audmix_put_mix_clk_src(struct snd_kcontrol *kcontrol,
  101. struct snd_ctl_elem_value *ucontrol)
  102. {
  103. struct snd_soc_component *comp = snd_kcontrol_chip(kcontrol);
  104. struct fsl_audmix *priv = snd_soc_component_get_drvdata(comp);
  105. struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
  106. unsigned int *item = ucontrol->value.enumerated.item;
  107. unsigned int reg_val, val, mix_clk;
  108. /* Get current state */
  109. reg_val = snd_soc_component_read(comp, FSL_AUDMIX_CTR);
  110. mix_clk = ((reg_val & FSL_AUDMIX_CTR_MIXCLK_MASK)
  111. >> FSL_AUDMIX_CTR_MIXCLK_SHIFT);
  112. val = snd_soc_enum_item_to_val(e, item[0]);
  113. dev_dbg(comp->dev, "TDMs=x%08x, val=x%08x\n", priv->tdms, val);
  114. /**
  115. * Ensure the current selected mixer clock is available
  116. * for configuration propagation
  117. */
  118. if (!(priv->tdms & BIT(mix_clk))) {
  119. dev_err(comp->dev,
  120. "Started TDM%d needed for config propagation!\n",
  121. mix_clk + 1);
  122. return -EINVAL;
  123. }
  124. if (!(priv->tdms & BIT(val))) {
  125. dev_err(comp->dev,
  126. "The selected clock source has no TDM%d enabled!\n",
  127. val + 1);
  128. return -EINVAL;
  129. }
  130. return snd_soc_put_enum_double(kcontrol, ucontrol);
  131. }
  132. static int fsl_audmix_put_out_src(struct snd_kcontrol *kcontrol,
  133. struct snd_ctl_elem_value *ucontrol)
  134. {
  135. struct snd_soc_component *comp = snd_kcontrol_chip(kcontrol);
  136. struct fsl_audmix *priv = snd_soc_component_get_drvdata(comp);
  137. struct soc_enum *e = (struct soc_enum *)kcontrol->private_value;
  138. unsigned int *item = ucontrol->value.enumerated.item;
  139. u32 out_src, mix_clk;
  140. unsigned int reg_val, val, mask = 0, ctr = 0;
  141. int ret;
  142. /* Get current state */
  143. reg_val = snd_soc_component_read(comp, FSL_AUDMIX_CTR);
  144. /* "From" state */
  145. out_src = ((reg_val & FSL_AUDMIX_CTR_OUTSRC_MASK)
  146. >> FSL_AUDMIX_CTR_OUTSRC_SHIFT);
  147. mix_clk = ((reg_val & FSL_AUDMIX_CTR_MIXCLK_MASK)
  148. >> FSL_AUDMIX_CTR_MIXCLK_SHIFT);
  149. /* "To" state */
  150. val = snd_soc_enum_item_to_val(e, item[0]);
  151. dev_dbg(comp->dev, "TDMs=x%08x, val=x%08x\n", priv->tdms, val);
  152. /* Check if state is changing ... */
  153. if (out_src == val)
  154. return 0;
  155. /**
  156. * Ensure the current selected mixer clock is available
  157. * for configuration propagation
  158. */
  159. if (!(priv->tdms & BIT(mix_clk))) {
  160. dev_err(comp->dev,
  161. "Started TDM%d needed for config propagation!\n",
  162. mix_clk + 1);
  163. return -EINVAL;
  164. }
  165. /* Check state transition constraints */
  166. ret = fsl_audmix_state_trans(comp, &mask, &ctr, prms[out_src][val]);
  167. if (ret)
  168. return ret;
  169. /* Complete transition to new state */
  170. mask |= FSL_AUDMIX_CTR_OUTSRC_MASK;
  171. ctr |= FSL_AUDMIX_CTR_OUTSRC(val);
  172. return snd_soc_component_update_bits(comp, FSL_AUDMIX_CTR, mask, ctr);
  173. }
  174. static const struct snd_kcontrol_new fsl_audmix_snd_controls[] = {
  175. /* FSL_AUDMIX_CTR controls */
  176. SOC_ENUM_EXT("Mixing Clock Source", fsl_audmix_enum[0],
  177. snd_soc_get_enum_double, fsl_audmix_put_mix_clk_src),
  178. SOC_ENUM_EXT("Output Source", fsl_audmix_enum[1],
  179. snd_soc_get_enum_double, fsl_audmix_put_out_src),
  180. SOC_ENUM("Output Width", fsl_audmix_enum[2]),
  181. SOC_ENUM("Frame Rate Diff Error", fsl_audmix_enum[3]),
  182. SOC_ENUM("Clock Freq Diff Error", fsl_audmix_enum[4]),
  183. SOC_ENUM("Sync Mode Config", fsl_audmix_enum[5]),
  184. SOC_ENUM("Sync Mode Clk Source", fsl_audmix_enum[6]),
  185. /* TDM1 Attenuation controls */
  186. SOC_ENUM("TDM1 Attenuation", fsl_audmix_enum[7]),
  187. SOC_ENUM("TDM1 Attenuation Direction", fsl_audmix_enum[8]),
  188. SOC_SINGLE("TDM1 Attenuation Step Divider", FSL_AUDMIX_ATCR0,
  189. 2, 0x00fff, 0),
  190. SOC_SINGLE("TDM1 Attenuation Initial Value", FSL_AUDMIX_ATIVAL0,
  191. 0, 0x3ffff, 0),
  192. SOC_SINGLE("TDM1 Attenuation Step Up Factor", FSL_AUDMIX_ATSTPUP0,
  193. 0, 0x3ffff, 0),
  194. SOC_SINGLE("TDM1 Attenuation Step Down Factor", FSL_AUDMIX_ATSTPDN0,
  195. 0, 0x3ffff, 0),
  196. SOC_SINGLE("TDM1 Attenuation Step Target", FSL_AUDMIX_ATSTPTGT0,
  197. 0, 0x3ffff, 0),
  198. /* TDM2 Attenuation controls */
  199. SOC_ENUM("TDM2 Attenuation", fsl_audmix_enum[9]),
  200. SOC_ENUM("TDM2 Attenuation Direction", fsl_audmix_enum[10]),
  201. SOC_SINGLE("TDM2 Attenuation Step Divider", FSL_AUDMIX_ATCR1,
  202. 2, 0x00fff, 0),
  203. SOC_SINGLE("TDM2 Attenuation Initial Value", FSL_AUDMIX_ATIVAL1,
  204. 0, 0x3ffff, 0),
  205. SOC_SINGLE("TDM2 Attenuation Step Up Factor", FSL_AUDMIX_ATSTPUP1,
  206. 0, 0x3ffff, 0),
  207. SOC_SINGLE("TDM2 Attenuation Step Down Factor", FSL_AUDMIX_ATSTPDN1,
  208. 0, 0x3ffff, 0),
  209. SOC_SINGLE("TDM2 Attenuation Step Target", FSL_AUDMIX_ATSTPTGT1,
  210. 0, 0x3ffff, 0),
  211. };
  212. static int fsl_audmix_dai_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
  213. {
  214. struct snd_soc_component *comp = dai->component;
  215. u32 mask = 0, ctr = 0;
  216. /* AUDMIX is working in DSP_A format only */
  217. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  218. case SND_SOC_DAIFMT_DSP_A:
  219. break;
  220. default:
  221. return -EINVAL;
  222. }
  223. /* For playback the AUDMIX is consumer, and for record is provider */
  224. switch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {
  225. case SND_SOC_DAIFMT_BC_FC:
  226. case SND_SOC_DAIFMT_BP_FP:
  227. break;
  228. default:
  229. return -EINVAL;
  230. }
  231. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  232. case SND_SOC_DAIFMT_IB_NF:
  233. /* Output data will be written on positive edge of the clock */
  234. ctr |= FSL_AUDMIX_CTR_OUTCKPOL(0);
  235. break;
  236. case SND_SOC_DAIFMT_NB_NF:
  237. /* Output data will be written on negative edge of the clock */
  238. ctr |= FSL_AUDMIX_CTR_OUTCKPOL(1);
  239. break;
  240. default:
  241. return -EINVAL;
  242. }
  243. mask |= FSL_AUDMIX_CTR_OUTCKPOL_MASK;
  244. return snd_soc_component_update_bits(comp, FSL_AUDMIX_CTR, mask, ctr);
  245. }
  246. static int fsl_audmix_dai_trigger(struct snd_pcm_substream *substream, int cmd,
  247. struct snd_soc_dai *dai)
  248. {
  249. struct fsl_audmix *priv = snd_soc_dai_get_drvdata(dai);
  250. unsigned long lock_flags;
  251. /* Capture stream shall not be handled */
  252. if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
  253. return 0;
  254. switch (cmd) {
  255. case SNDRV_PCM_TRIGGER_START:
  256. case SNDRV_PCM_TRIGGER_RESUME:
  257. case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
  258. spin_lock_irqsave(&priv->lock, lock_flags);
  259. priv->tdms |= BIT(dai->driver->id);
  260. spin_unlock_irqrestore(&priv->lock, lock_flags);
  261. break;
  262. case SNDRV_PCM_TRIGGER_STOP:
  263. case SNDRV_PCM_TRIGGER_SUSPEND:
  264. case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
  265. spin_lock_irqsave(&priv->lock, lock_flags);
  266. priv->tdms &= ~BIT(dai->driver->id);
  267. spin_unlock_irqrestore(&priv->lock, lock_flags);
  268. break;
  269. default:
  270. return -EINVAL;
  271. }
  272. return 0;
  273. }
  274. static const struct snd_soc_dai_ops fsl_audmix_dai_ops = {
  275. .set_fmt = fsl_audmix_dai_set_fmt,
  276. .trigger = fsl_audmix_dai_trigger,
  277. };
  278. static struct snd_soc_dai_driver fsl_audmix_dai[] = {
  279. {
  280. .id = 0,
  281. .name = "audmix-0",
  282. .playback = {
  283. .stream_name = "AUDMIX-Playback-0",
  284. .channels_min = 8,
  285. .channels_max = 8,
  286. .rate_min = 8000,
  287. .rate_max = 96000,
  288. .rates = SNDRV_PCM_RATE_8000_96000,
  289. .formats = FSL_AUDMIX_FORMATS,
  290. },
  291. .capture = {
  292. .stream_name = "AUDMIX-Capture-0",
  293. .channels_min = 8,
  294. .channels_max = 8,
  295. .rate_min = 8000,
  296. .rate_max = 96000,
  297. .rates = SNDRV_PCM_RATE_8000_96000,
  298. .formats = FSL_AUDMIX_FORMATS,
  299. },
  300. .ops = &fsl_audmix_dai_ops,
  301. },
  302. {
  303. .id = 1,
  304. .name = "audmix-1",
  305. .playback = {
  306. .stream_name = "AUDMIX-Playback-1",
  307. .channels_min = 8,
  308. .channels_max = 8,
  309. .rate_min = 8000,
  310. .rate_max = 96000,
  311. .rates = SNDRV_PCM_RATE_8000_96000,
  312. .formats = FSL_AUDMIX_FORMATS,
  313. },
  314. .capture = {
  315. .stream_name = "AUDMIX-Capture-1",
  316. .channels_min = 8,
  317. .channels_max = 8,
  318. .rate_min = 8000,
  319. .rate_max = 96000,
  320. .rates = SNDRV_PCM_RATE_8000_96000,
  321. .formats = FSL_AUDMIX_FORMATS,
  322. },
  323. .ops = &fsl_audmix_dai_ops,
  324. },
  325. };
  326. static const struct snd_soc_component_driver fsl_audmix_component = {
  327. .name = "fsl-audmix-dai",
  328. .controls = fsl_audmix_snd_controls,
  329. .num_controls = ARRAY_SIZE(fsl_audmix_snd_controls),
  330. };
  331. static bool fsl_audmix_readable_reg(struct device *dev, unsigned int reg)
  332. {
  333. switch (reg) {
  334. case FSL_AUDMIX_CTR:
  335. case FSL_AUDMIX_STR:
  336. case FSL_AUDMIX_ATCR0:
  337. case FSL_AUDMIX_ATIVAL0:
  338. case FSL_AUDMIX_ATSTPUP0:
  339. case FSL_AUDMIX_ATSTPDN0:
  340. case FSL_AUDMIX_ATSTPTGT0:
  341. case FSL_AUDMIX_ATTNVAL0:
  342. case FSL_AUDMIX_ATSTP0:
  343. case FSL_AUDMIX_ATCR1:
  344. case FSL_AUDMIX_ATIVAL1:
  345. case FSL_AUDMIX_ATSTPUP1:
  346. case FSL_AUDMIX_ATSTPDN1:
  347. case FSL_AUDMIX_ATSTPTGT1:
  348. case FSL_AUDMIX_ATTNVAL1:
  349. case FSL_AUDMIX_ATSTP1:
  350. return true;
  351. default:
  352. return false;
  353. }
  354. }
  355. static bool fsl_audmix_writeable_reg(struct device *dev, unsigned int reg)
  356. {
  357. switch (reg) {
  358. case FSL_AUDMIX_CTR:
  359. case FSL_AUDMIX_ATCR0:
  360. case FSL_AUDMIX_ATIVAL0:
  361. case FSL_AUDMIX_ATSTPUP0:
  362. case FSL_AUDMIX_ATSTPDN0:
  363. case FSL_AUDMIX_ATSTPTGT0:
  364. case FSL_AUDMIX_ATCR1:
  365. case FSL_AUDMIX_ATIVAL1:
  366. case FSL_AUDMIX_ATSTPUP1:
  367. case FSL_AUDMIX_ATSTPDN1:
  368. case FSL_AUDMIX_ATSTPTGT1:
  369. return true;
  370. default:
  371. return false;
  372. }
  373. }
  374. static const struct reg_default fsl_audmix_reg[] = {
  375. { FSL_AUDMIX_CTR, 0x00060 },
  376. { FSL_AUDMIX_STR, 0x00003 },
  377. { FSL_AUDMIX_ATCR0, 0x00000 },
  378. { FSL_AUDMIX_ATIVAL0, 0x3FFFF },
  379. { FSL_AUDMIX_ATSTPUP0, 0x2AAAA },
  380. { FSL_AUDMIX_ATSTPDN0, 0x30000 },
  381. { FSL_AUDMIX_ATSTPTGT0, 0x00010 },
  382. { FSL_AUDMIX_ATTNVAL0, 0x00000 },
  383. { FSL_AUDMIX_ATSTP0, 0x00000 },
  384. { FSL_AUDMIX_ATCR1, 0x00000 },
  385. { FSL_AUDMIX_ATIVAL1, 0x3FFFF },
  386. { FSL_AUDMIX_ATSTPUP1, 0x2AAAA },
  387. { FSL_AUDMIX_ATSTPDN1, 0x30000 },
  388. { FSL_AUDMIX_ATSTPTGT1, 0x00010 },
  389. { FSL_AUDMIX_ATTNVAL1, 0x00000 },
  390. { FSL_AUDMIX_ATSTP1, 0x00000 },
  391. };
  392. static const struct regmap_config fsl_audmix_regmap_config = {
  393. .reg_bits = 32,
  394. .reg_stride = 4,
  395. .val_bits = 32,
  396. .max_register = FSL_AUDMIX_ATSTP1,
  397. .reg_defaults = fsl_audmix_reg,
  398. .num_reg_defaults = ARRAY_SIZE(fsl_audmix_reg),
  399. .readable_reg = fsl_audmix_readable_reg,
  400. .writeable_reg = fsl_audmix_writeable_reg,
  401. .cache_type = REGCACHE_FLAT,
  402. };
  403. static const struct of_device_id fsl_audmix_ids[] = {
  404. {
  405. .compatible = "fsl,imx8qm-audmix",
  406. },
  407. { /* sentinel */ }
  408. };
  409. MODULE_DEVICE_TABLE(of, fsl_audmix_ids);
  410. static int fsl_audmix_probe(struct platform_device *pdev)
  411. {
  412. struct device *dev = &pdev->dev;
  413. struct fsl_audmix *priv;
  414. void __iomem *regs;
  415. int ret;
  416. priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
  417. if (!priv)
  418. return -ENOMEM;
  419. /* Get the addresses */
  420. regs = devm_platform_ioremap_resource(pdev, 0);
  421. if (IS_ERR(regs))
  422. return PTR_ERR(regs);
  423. priv->regmap = devm_regmap_init_mmio(dev, regs, &fsl_audmix_regmap_config);
  424. if (IS_ERR(priv->regmap)) {
  425. dev_err(dev, "failed to init regmap\n");
  426. return PTR_ERR(priv->regmap);
  427. }
  428. priv->ipg_clk = devm_clk_get(dev, "ipg");
  429. if (IS_ERR(priv->ipg_clk)) {
  430. dev_err(dev, "failed to get ipg clock\n");
  431. return PTR_ERR(priv->ipg_clk);
  432. }
  433. spin_lock_init(&priv->lock);
  434. platform_set_drvdata(pdev, priv);
  435. pm_runtime_enable(dev);
  436. ret = devm_snd_soc_register_component(dev, &fsl_audmix_component,
  437. fsl_audmix_dai,
  438. ARRAY_SIZE(fsl_audmix_dai));
  439. if (ret) {
  440. dev_err(dev, "failed to register ASoC DAI\n");
  441. goto err_disable_pm;
  442. }
  443. priv->pdev = platform_device_register_data(dev, "imx-audmix", 0, NULL, 0);
  444. if (IS_ERR(priv->pdev)) {
  445. ret = PTR_ERR(priv->pdev);
  446. dev_err(dev, "failed to register platform: %d\n", ret);
  447. goto err_disable_pm;
  448. }
  449. return 0;
  450. err_disable_pm:
  451. pm_runtime_disable(dev);
  452. return ret;
  453. }
  454. static int fsl_audmix_remove(struct platform_device *pdev)
  455. {
  456. struct fsl_audmix *priv = dev_get_drvdata(&pdev->dev);
  457. pm_runtime_disable(&pdev->dev);
  458. if (priv->pdev)
  459. platform_device_unregister(priv->pdev);
  460. return 0;
  461. }
  462. #ifdef CONFIG_PM
  463. static int fsl_audmix_runtime_resume(struct device *dev)
  464. {
  465. struct fsl_audmix *priv = dev_get_drvdata(dev);
  466. int ret;
  467. ret = clk_prepare_enable(priv->ipg_clk);
  468. if (ret) {
  469. dev_err(dev, "Failed to enable IPG clock: %d\n", ret);
  470. return ret;
  471. }
  472. regcache_cache_only(priv->regmap, false);
  473. regcache_mark_dirty(priv->regmap);
  474. return regcache_sync(priv->regmap);
  475. }
  476. static int fsl_audmix_runtime_suspend(struct device *dev)
  477. {
  478. struct fsl_audmix *priv = dev_get_drvdata(dev);
  479. regcache_cache_only(priv->regmap, true);
  480. clk_disable_unprepare(priv->ipg_clk);
  481. return 0;
  482. }
  483. #endif /* CONFIG_PM */
  484. static const struct dev_pm_ops fsl_audmix_pm = {
  485. SET_RUNTIME_PM_OPS(fsl_audmix_runtime_suspend,
  486. fsl_audmix_runtime_resume,
  487. NULL)
  488. SET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
  489. pm_runtime_force_resume)
  490. };
  491. static struct platform_driver fsl_audmix_driver = {
  492. .probe = fsl_audmix_probe,
  493. .remove = fsl_audmix_remove,
  494. .driver = {
  495. .name = "fsl-audmix",
  496. .of_match_table = fsl_audmix_ids,
  497. .pm = &fsl_audmix_pm,
  498. },
  499. };
  500. module_platform_driver(fsl_audmix_driver);
  501. MODULE_DESCRIPTION("NXP AUDMIX ASoC DAI driver");
  502. MODULE_AUTHOR("Viorel Suman <[email protected]>");
  503. MODULE_ALIAS("platform:fsl-audmix");
  504. MODULE_LICENSE("GPL v2");