1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /*
- * wm5100.h -- WM5100 ALSA SoC Audio driver
- *
- * Copyright 2011 Wolfson Microelectronics plc
- *
- * Author: Mark Brown <[email protected]>
- */
- #ifndef WM5100_ASOC_H
- #define WM5100_ASOC_H
- #include <sound/soc.h>
- #include <linux/regmap.h>
- int wm5100_detect(struct snd_soc_component *component, struct snd_soc_jack *jack);
- #define WM5100_CLK_AIF1 1
- #define WM5100_CLK_AIF2 2
- #define WM5100_CLK_AIF3 3
- #define WM5100_CLK_SYSCLK 4
- #define WM5100_CLK_ASYNCCLK 5
- #define WM5100_CLK_32KHZ 6
- #define WM5100_CLK_OPCLK 7
- #define WM5100_CLKSRC_MCLK1 0
- #define WM5100_CLKSRC_MCLK2 1
- #define WM5100_CLKSRC_SYSCLK 2
- #define WM5100_CLKSRC_FLL1 4
- #define WM5100_CLKSRC_FLL2 5
- #define WM5100_CLKSRC_AIF1BCLK 8
- #define WM5100_CLKSRC_AIF2BCLK 9
- #define WM5100_CLKSRC_AIF3BCLK 10
- #define WM5100_CLKSRC_ASYNCCLK 0x100
- #define WM5100_FLL1 1
- #define WM5100_FLL2 2
- #define WM5100_FLL_SRC_MCLK1 0x0
- #define WM5100_FLL_SRC_MCLK2 0x1
- #define WM5100_FLL_SRC_FLL1 0x4
- #define WM5100_FLL_SRC_FLL2 0x5
- #define WM5100_FLL_SRC_AIF1BCLK 0x8
- #define WM5100_FLL_SRC_AIF2BCLK 0x9
- #define WM5100_FLL_SRC_AIF3BCLK 0xa
- /*
- * Register values.
- */
- #define WM5100_SOFTWARE_RESET 0x00
- #define WM5100_DEVICE_REVISION 0x01
- #define WM5100_CTRL_IF_1 0x10
- #define WM5100_TONE_GENERATOR_1 0x20
- #define WM5100_PWM_DRIVE_1 0x30
- #define WM5100_PWM_DRIVE_2 0x31
- #define WM5100_PWM_DRIVE_3 0x32
- #define WM5100_CLOCKING_1 0x100
- #define WM5100_CLOCKING_3 0x101
- #define WM5100_CLOCKING_4 0x102
- #define WM5100_CLOCKING_5 0x103
- #define WM5100_CLOCKING_6 0x104
- #define WM5100_CLOCKING_7 0x107
- #define WM5100_CLOCKING_8 0x108
- #define WM5100_ASRC_ENABLE 0x120
- #define WM5100_ASRC_STATUS 0x121
- #define WM5100_ASRC_RATE1 0x122
- #define WM5100_ISRC_1_CTRL_1 0x141
- #define WM5100_ISRC_1_CTRL_2 0x142
- #define WM5100_ISRC_2_CTRL1 0x143
- #define WM5100_ISRC_2_CTRL_2 0x144
- #define WM5100_FLL1_CONTROL_1 0x182
- #define WM5100_FLL1_CONTROL_2 0x183
- #define WM5100_FLL1_CONTROL_3 0x184
- #define WM5100_FLL1_CONTROL_5 0x186
- #define WM5100_FLL1_CONTROL_6 0x187
- #define WM5100_FLL1_EFS_1 0x188
- #define WM5100_FLL2_CONTROL_1 0x1A2
- #define WM5100_FLL2_CONTROL_2 0x1A3
- #define WM5100_FLL2_CONTROL_3 0x1A4
- #define WM5100_FLL2_CONTROL_5 0x1A6
- #define WM5100_FLL2_CONTROL_6 0x1A7
- #define WM5100_FLL2_EFS_1 0x1A8
- #define WM5100_MIC_CHARGE_PUMP_1 0x200
- #define WM5100_MIC_CHARGE_PUMP_2 0x201
- #define WM5100_HP_CHARGE_PUMP_1 0x202
- #define WM5100_LDO1_CONTROL 0x211
- #define WM5100_MIC_BIAS_CTRL_1 0x215
- #define WM5100_MIC_BIAS_CTRL_2 0x216
- #define WM5100_MIC_BIAS_CTRL_3 0x217
- #define WM5100_ACCESSORY_DETECT_MODE_1 0x280
- #define WM5100_HEADPHONE_DETECT_1 0x288
- #define WM5100_HEADPHONE_DETECT_2 0x289
- #define WM5100_MIC_DETECT_1 0x290
- #define WM5100_MIC_DETECT_2 0x291
- #define WM5100_MIC_DETECT_3 0x292
- #define WM5100_MISC_CONTROL 0x2BB
- #define WM5100_INPUT_ENABLES 0x301
- #define WM5100_INPUT_ENABLES_STATUS 0x302
- #define WM5100_IN1L_CONTROL 0x310
- #define WM5100_IN1R_CONTROL 0x311
- #define WM5100_IN2L_CONTROL 0x312
- #define WM5100_IN2R_CONTROL 0x313
- #define WM5100_IN3L_CONTROL 0x314
- #define WM5100_IN3R_CONTROL 0x315
- #define WM5100_IN4L_CONTROL 0x316
- #define WM5100_IN4R_CONTROL 0x317
- #define WM5100_RXANC_SRC 0x318
- #define WM5100_INPUT_VOLUME_RAMP 0x319
- #define WM5100_ADC_DIGITAL_VOLUME_1L 0x320
- #define WM5100_ADC_DIGITAL_VOLUME_1R 0x321
- #define WM5100_ADC_DIGITAL_VOLUME_2L 0x322
- #define WM5100_ADC_DIGITAL_VOLUME_2R 0x323
- #define WM5100_ADC_DIGITAL_VOLUME_3L 0x324
- #define WM5100_ADC_DIGITAL_VOLUME_3R 0x325
- #define WM5100_ADC_DIGITAL_VOLUME_4L 0x326
- #define WM5100_ADC_DIGITAL_VOLUME_4R 0x327
- #define WM5100_OUTPUT_ENABLES_2 0x401
- #define WM5100_OUTPUT_STATUS_1 0x402
- #define WM5100_OUTPUT_STATUS_2 0x403
- #define WM5100_CHANNEL_ENABLES_1 0x408
- #define WM5100_OUT_VOLUME_1L 0x410
- #define WM5100_OUT_VOLUME_1R 0x411
- #define WM5100_DAC_VOLUME_LIMIT_1L 0x412
- #define WM5100_DAC_VOLUME_LIMIT_1R 0x413
- #define WM5100_OUT_VOLUME_2L 0x414
- #define WM5100_OUT_VOLUME_2R 0x415
- #define WM5100_DAC_VOLUME_LIMIT_2L 0x416
- #define WM5100_DAC_VOLUME_LIMIT_2R 0x417
- #define WM5100_OUT_VOLUME_3L 0x418
- #define WM5100_OUT_VOLUME_3R 0x419
- #define WM5100_DAC_VOLUME_LIMIT_3L 0x41A
- #define WM5100_DAC_VOLUME_LIMIT_3R 0x41B
- #define WM5100_OUT_VOLUME_4L 0x41C
- #define WM5100_OUT_VOLUME_4R 0x41D
- #define WM5100_DAC_VOLUME_LIMIT_5L 0x41E
- #define WM5100_DAC_VOLUME_LIMIT_5R 0x41F
- #define WM5100_DAC_VOLUME_LIMIT_6L 0x420
- #define WM5100_DAC_VOLUME_LIMIT_6R 0x421
- #define WM5100_DAC_AEC_CONTROL_1 0x440
- #define WM5100_OUTPUT_VOLUME_RAMP 0x441
- #define WM5100_DAC_DIGITAL_VOLUME_1L 0x480
- #define WM5100_DAC_DIGITAL_VOLUME_1R 0x481
- #define WM5100_DAC_DIGITAL_VOLUME_2L 0x482
- #define WM5100_DAC_DIGITAL_VOLUME_2R 0x483
- #define WM5100_DAC_DIGITAL_VOLUME_3L 0x484
- #define WM5100_DAC_DIGITAL_VOLUME_3R 0x485
- #define WM5100_DAC_DIGITAL_VOLUME_4L 0x486
- #define WM5100_DAC_DIGITAL_VOLUME_4R 0x487
- #define WM5100_DAC_DIGITAL_VOLUME_5L 0x488
- #define WM5100_DAC_DIGITAL_VOLUME_5R 0x489
- #define WM5100_DAC_DIGITAL_VOLUME_6L 0x48A
- #define WM5100_DAC_DIGITAL_VOLUME_6R 0x48B
- #define WM5100_PDM_SPK1_CTRL_1 0x4C0
- #define WM5100_PDM_SPK1_CTRL_2 0x4C1
- #define WM5100_PDM_SPK2_CTRL_1 0x4C2
- #define WM5100_PDM_SPK2_CTRL_2 0x4C3
- #define WM5100_AUDIO_IF_1_1 0x500
- #define WM5100_AUDIO_IF_1_2 0x501
- #define WM5100_AUDIO_IF_1_3 0x502
- #define WM5100_AUDIO_IF_1_4 0x503
- #define WM5100_AUDIO_IF_1_5 0x504
- #define WM5100_AUDIO_IF_1_6 0x505
- #define WM5100_AUDIO_IF_1_7 0x506
- #define WM5100_AUDIO_IF_1_8 0x507
- #define WM5100_AUDIO_IF_1_9 0x508
- #define WM5100_AUDIO_IF_1_10 0x509
- #define WM5100_AUDIO_IF_1_11 0x50A
- #define WM5100_AUDIO_IF_1_12 0x50B
- #define WM5100_AUDIO_IF_1_13 0x50C
- #define WM5100_AUDIO_IF_1_14 0x50D
- #define WM5100_AUDIO_IF_1_15 0x50E
- #define WM5100_AUDIO_IF_1_16 0x50F
- #define WM5100_AUDIO_IF_1_17 0x510
- #define WM5100_AUDIO_IF_1_18 0x511
- #define WM5100_AUDIO_IF_1_19 0x512
- #define WM5100_AUDIO_IF_1_20 0x513
- #define WM5100_AUDIO_IF_1_21 0x514
- #define WM5100_AUDIO_IF_1_22 0x515
- #define WM5100_AUDIO_IF_1_23 0x516
- #define WM5100_AUDIO_IF_1_24 0x517
- #define WM5100_AUDIO_IF_1_25 0x518
- #define WM5100_AUDIO_IF_1_26 0x519
- #define WM5100_AUDIO_IF_1_27 0x51A
- #define WM5100_AUDIO_IF_2_1 0x540
- #define WM5100_AUDIO_IF_2_2 0x541
- #define WM5100_AUDIO_IF_2_3 0x542
- #define WM5100_AUDIO_IF_2_4 0x543
- #define WM5100_AUDIO_IF_2_5 0x544
- #define WM5100_AUDIO_IF_2_6 0x545
- #define WM5100_AUDIO_IF_2_7 0x546
- #define WM5100_AUDIO_IF_2_8 0x547
- #define WM5100_AUDIO_IF_2_9 0x548
- #define WM5100_AUDIO_IF_2_10 0x549
- #define WM5100_AUDIO_IF_2_11 0x54A
- #define WM5100_AUDIO_IF_2_18 0x551
- #define WM5100_AUDIO_IF_2_19 0x552
- #define WM5100_AUDIO_IF_2_26 0x559
- #define WM5100_AUDIO_IF_2_27 0x55A
- #define WM5100_AUDIO_IF_3_1 0x580
- #define WM5100_AUDIO_IF_3_2 0x581
- #define WM5100_AUDIO_IF_3_3 0x582
- #define WM5100_AUDIO_IF_3_4 0x583
- #define WM5100_AUDIO_IF_3_5 0x584
- #define WM5100_AUDIO_IF_3_6 0x585
- #define WM5100_AUDIO_IF_3_7 0x586
- #define WM5100_AUDIO_IF_3_8 0x587
- #define WM5100_AUDIO_IF_3_9 0x588
- #define WM5100_AUDIO_IF_3_10 0x589
- #define WM5100_AUDIO_IF_3_11 0x58A
- #define WM5100_AUDIO_IF_3_18 0x591
- #define WM5100_AUDIO_IF_3_19 0x592
- #define WM5100_AUDIO_IF_3_26 0x599
- #define WM5100_AUDIO_IF_3_27 0x59A
- #define WM5100_PWM1MIX_INPUT_1_SOURCE 0x640
- #define WM5100_PWM1MIX_INPUT_1_VOLUME 0x641
- #define WM5100_PWM1MIX_INPUT_2_SOURCE 0x642
- #define WM5100_PWM1MIX_INPUT_2_VOLUME 0x643
- #define WM5100_PWM1MIX_INPUT_3_SOURCE 0x644
- #define WM5100_PWM1MIX_INPUT_3_VOLUME 0x645
- #define WM5100_PWM1MIX_INPUT_4_SOURCE 0x646
- #define WM5100_PWM1MIX_INPUT_4_VOLUME 0x647
- #define WM5100_PWM2MIX_INPUT_1_SOURCE 0x648
- #define WM5100_PWM2MIX_INPUT_1_VOLUME 0x649
- #define WM5100_PWM2MIX_INPUT_2_SOURCE 0x64A
- #define WM5100_PWM2MIX_INPUT_2_VOLUME 0x64B
- #define WM5100_PWM2MIX_INPUT_3_SOURCE 0x64C
- #define WM5100_PWM2MIX_INPUT_3_VOLUME 0x64D
- #define WM5100_PWM2MIX_INPUT_4_SOURCE 0x64E
- #define WM5100_PWM2MIX_INPUT_4_VOLUME 0x64F
- #define WM5100_OUT1LMIX_INPUT_1_SOURCE 0x680
- #define WM5100_OUT1LMIX_INPUT_1_VOLUME 0x681
- #define WM5100_OUT1LMIX_INPUT_2_SOURCE 0x682
- #define WM5100_OUT1LMIX_INPUT_2_VOLUME 0x683
- #define WM5100_OUT1LMIX_INPUT_3_SOURCE 0x684
- #define WM5100_OUT1LMIX_INPUT_3_VOLUME 0x685
- #define WM5100_OUT1LMIX_INPUT_4_SOURCE 0x686
- #define WM5100_OUT1LMIX_INPUT_4_VOLUME 0x687
- #define WM5100_OUT1RMIX_INPUT_1_SOURCE 0x688
- #define WM5100_OUT1RMIX_INPUT_1_VOLUME 0x689
- #define WM5100_OUT1RMIX_INPUT_2_SOURCE 0x68A
- #define WM5100_OUT1RMIX_INPUT_2_VOLUME 0x68B
- #define WM5100_OUT1RMIX_INPUT_3_SOURCE 0x68C
- #define WM5100_OUT1RMIX_INPUT_3_VOLUME 0x68D
- #define WM5100_OUT1RMIX_INPUT_4_SOURCE 0x68E
- #define WM5100_OUT1RMIX_INPUT_4_VOLUME 0x68F
- #define WM5100_OUT2LMIX_INPUT_1_SOURCE 0x690
- #define WM5100_OUT2LMIX_INPUT_1_VOLUME 0x691
- #define WM5100_OUT2LMIX_INPUT_2_SOURCE 0x692
- #define WM5100_OUT2LMIX_INPUT_2_VOLUME 0x693
- #define WM5100_OUT2LMIX_INPUT_3_SOURCE 0x694
- #define WM5100_OUT2LMIX_INPUT_3_VOLUME 0x695
- #define WM5100_OUT2LMIX_INPUT_4_SOURCE 0x696
- #define WM5100_OUT2LMIX_INPUT_4_VOLUME 0x697
- #define WM5100_OUT2RMIX_INPUT_1_SOURCE 0x698
- #define WM5100_OUT2RMIX_INPUT_1_VOLUME 0x699
- #define WM5100_OUT2RMIX_INPUT_2_SOURCE 0x69A
- #define WM5100_OUT2RMIX_INPUT_2_VOLUME 0x69B
- #define WM5100_OUT2RMIX_INPUT_3_SOURCE 0x69C
- #define WM5100_OUT2RMIX_INPUT_3_VOLUME 0x69D
- #define WM5100_OUT2RMIX_INPUT_4_SOURCE 0x69E
- #define WM5100_OUT2RMIX_INPUT_4_VOLUME 0x69F
- #define WM5100_OUT3LMIX_INPUT_1_SOURCE 0x6A0
- #define WM5100_OUT3LMIX_INPUT_1_VOLUME 0x6A1
- #define WM5100_OUT3LMIX_INPUT_2_SOURCE 0x6A2
- #define WM5100_OUT3LMIX_INPUT_2_VOLUME 0x6A3
- #define WM5100_OUT3LMIX_INPUT_3_SOURCE 0x6A4
- #define WM5100_OUT3LMIX_INPUT_3_VOLUME 0x6A5
- #define WM5100_OUT3LMIX_INPUT_4_SOURCE 0x6A6
- #define WM5100_OUT3LMIX_INPUT_4_VOLUME 0x6A7
- #define WM5100_OUT3RMIX_INPUT_1_SOURCE 0x6A8
- #define WM5100_OUT3RMIX_INPUT_1_VOLUME 0x6A9
- #define WM5100_OUT3RMIX_INPUT_2_SOURCE 0x6AA
- #define WM5100_OUT3RMIX_INPUT_2_VOLUME 0x6AB
- #define WM5100_OUT3RMIX_INPUT_3_SOURCE 0x6AC
- #define WM5100_OUT3RMIX_INPUT_3_VOLUME 0x6AD
- #define WM5100_OUT3RMIX_INPUT_4_SOURCE 0x6AE
- #define WM5100_OUT3RMIX_INPUT_4_VOLUME 0x6AF
- #define WM5100_OUT4LMIX_INPUT_1_SOURCE 0x6B0
- #define WM5100_OUT4LMIX_INPUT_1_VOLUME 0x6B1
- #define WM5100_OUT4LMIX_INPUT_2_SOURCE 0x6B2
- #define WM5100_OUT4LMIX_INPUT_2_VOLUME 0x6B3
- #define WM5100_OUT4LMIX_INPUT_3_SOURCE 0x6B4
- #define WM5100_OUT4LMIX_INPUT_3_VOLUME 0x6B5
- #define WM5100_OUT4LMIX_INPUT_4_SOURCE 0x6B6
- #define WM5100_OUT4LMIX_INPUT_4_VOLUME 0x6B7
- #define WM5100_OUT4RMIX_INPUT_1_SOURCE 0x6B8
- #define WM5100_OUT4RMIX_INPUT_1_VOLUME 0x6B9
- #define WM5100_OUT4RMIX_INPUT_2_SOURCE 0x6BA
- #define WM5100_OUT4RMIX_INPUT_2_VOLUME 0x6BB
- #define WM5100_OUT4RMIX_INPUT_3_SOURCE 0x6BC
- #define WM5100_OUT4RMIX_INPUT_3_VOLUME 0x6BD
- #define WM5100_OUT4RMIX_INPUT_4_SOURCE 0x6BE
- #define WM5100_OUT4RMIX_INPUT_4_VOLUME 0x6BF
- #define WM5100_OUT5LMIX_INPUT_1_SOURCE 0x6C0
- #define WM5100_OUT5LMIX_INPUT_1_VOLUME 0x6C1
- #define WM5100_OUT5LMIX_INPUT_2_SOURCE 0x6C2
- #define WM5100_OUT5LMIX_INPUT_2_VOLUME 0x6C3
- #define WM5100_OUT5LMIX_INPUT_3_SOURCE 0x6C4
- #define WM5100_OUT5LMIX_INPUT_3_VOLUME 0x6C5
- #define WM5100_OUT5LMIX_INPUT_4_SOURCE 0x6C6
- #define WM5100_OUT5LMIX_INPUT_4_VOLUME 0x6C7
- #define WM5100_OUT5RMIX_INPUT_1_SOURCE 0x6C8
- #define WM5100_OUT5RMIX_INPUT_1_VOLUME 0x6C9
- #define WM5100_OUT5RMIX_INPUT_2_SOURCE 0x6CA
- #define WM5100_OUT5RMIX_INPUT_2_VOLUME 0x6CB
- #define WM5100_OUT5RMIX_INPUT_3_SOURCE 0x6CC
- #define WM5100_OUT5RMIX_INPUT_3_VOLUME 0x6CD
- #define WM5100_OUT5RMIX_INPUT_4_SOURCE 0x6CE
- #define WM5100_OUT5RMIX_INPUT_4_VOLUME 0x6CF
- #define WM5100_OUT6LMIX_INPUT_1_SOURCE 0x6D0
- #define WM5100_OUT6LMIX_INPUT_1_VOLUME 0x6D1
- #define WM5100_OUT6LMIX_INPUT_2_SOURCE 0x6D2
- #define WM5100_OUT6LMIX_INPUT_2_VOLUME 0x6D3
- #define WM5100_OUT6LMIX_INPUT_3_SOURCE 0x6D4
- #define WM5100_OUT6LMIX_INPUT_3_VOLUME 0x6D5
- #define WM5100_OUT6LMIX_INPUT_4_SOURCE 0x6D6
- #define WM5100_OUT6LMIX_INPUT_4_VOLUME 0x6D7
- #define WM5100_OUT6RMIX_INPUT_1_SOURCE 0x6D8
- #define WM5100_OUT6RMIX_INPUT_1_VOLUME 0x6D9
- #define WM5100_OUT6RMIX_INPUT_2_SOURCE 0x6DA
- #define WM5100_OUT6RMIX_INPUT_2_VOLUME 0x6DB
- #define WM5100_OUT6RMIX_INPUT_3_SOURCE 0x6DC
- #define WM5100_OUT6RMIX_INPUT_3_VOLUME 0x6DD
- #define WM5100_OUT6RMIX_INPUT_4_SOURCE 0x6DE
- #define WM5100_OUT6RMIX_INPUT_4_VOLUME 0x6DF
- #define WM5100_AIF1TX1MIX_INPUT_1_SOURCE 0x700
- #define WM5100_AIF1TX1MIX_INPUT_1_VOLUME 0x701
- #define WM5100_AIF1TX1MIX_INPUT_2_SOURCE 0x702
- #define WM5100_AIF1TX1MIX_INPUT_2_VOLUME 0x703
- #define WM5100_AIF1TX1MIX_INPUT_3_SOURCE 0x704
- #define WM5100_AIF1TX1MIX_INPUT_3_VOLUME 0x705
- #define WM5100_AIF1TX1MIX_INPUT_4_SOURCE 0x706
- #define WM5100_AIF1TX1MIX_INPUT_4_VOLUME 0x707
- #define WM5100_AIF1TX2MIX_INPUT_1_SOURCE 0x708
- #define WM5100_AIF1TX2MIX_INPUT_1_VOLUME 0x709
- #define WM5100_AIF1TX2MIX_INPUT_2_SOURCE 0x70A
- #define WM5100_AIF1TX2MIX_INPUT_2_VOLUME 0x70B
- #define WM5100_AIF1TX2MIX_INPUT_3_SOURCE 0x70C
- #define WM5100_AIF1TX2MIX_INPUT_3_VOLUME 0x70D
- #define WM5100_AIF1TX2MIX_INPUT_4_SOURCE 0x70E
- #define WM5100_AIF1TX2MIX_INPUT_4_VOLUME 0x70F
- #define WM5100_AIF1TX3MIX_INPUT_1_SOURCE 0x710
- #define WM5100_AIF1TX3MIX_INPUT_1_VOLUME 0x711
- #define WM5100_AIF1TX3MIX_INPUT_2_SOURCE 0x712
- #define WM5100_AIF1TX3MIX_INPUT_2_VOLUME 0x713
- #define WM5100_AIF1TX3MIX_INPUT_3_SOURCE 0x714
- #define WM5100_AIF1TX3MIX_INPUT_3_VOLUME 0x715
- #define WM5100_AIF1TX3MIX_INPUT_4_SOURCE 0x716
- #define WM5100_AIF1TX3MIX_INPUT_4_VOLUME 0x717
- #define WM5100_AIF1TX4MIX_INPUT_1_SOURCE 0x718
- #define WM5100_AIF1TX4MIX_INPUT_1_VOLUME 0x719
- #define WM5100_AIF1TX4MIX_INPUT_2_SOURCE 0x71A
- #define WM5100_AIF1TX4MIX_INPUT_2_VOLUME 0x71B
- #define WM5100_AIF1TX4MIX_INPUT_3_SOURCE 0x71C
- #define WM5100_AIF1TX4MIX_INPUT_3_VOLUME 0x71D
- #define WM5100_AIF1TX4MIX_INPUT_4_SOURCE 0x71E
- #define WM5100_AIF1TX4MIX_INPUT_4_VOLUME 0x71F
- #define WM5100_AIF1TX5MIX_INPUT_1_SOURCE 0x720
- #define WM5100_AIF1TX5MIX_INPUT_1_VOLUME 0x721
- #define WM5100_AIF1TX5MIX_INPUT_2_SOURCE 0x722
- #define WM5100_AIF1TX5MIX_INPUT_2_VOLUME 0x723
- #define WM5100_AIF1TX5MIX_INPUT_3_SOURCE 0x724
- #define WM5100_AIF1TX5MIX_INPUT_3_VOLUME 0x725
- #define WM5100_AIF1TX5MIX_INPUT_4_SOURCE 0x726
- #define WM5100_AIF1TX5MIX_INPUT_4_VOLUME 0x727
- #define WM5100_AIF1TX6MIX_INPUT_1_SOURCE 0x728
- #define WM5100_AIF1TX6MIX_INPUT_1_VOLUME 0x729
- #define WM5100_AIF1TX6MIX_INPUT_2_SOURCE 0x72A
- #define WM5100_AIF1TX6MIX_INPUT_2_VOLUME 0x72B
- #define WM5100_AIF1TX6MIX_INPUT_3_SOURCE 0x72C
- #define WM5100_AIF1TX6MIX_INPUT_3_VOLUME 0x72D
- #define WM5100_AIF1TX6MIX_INPUT_4_SOURCE 0x72E
- #define WM5100_AIF1TX6MIX_INPUT_4_VOLUME 0x72F
- #define WM5100_AIF1TX7MIX_INPUT_1_SOURCE 0x730
- #define WM5100_AIF1TX7MIX_INPUT_1_VOLUME 0x731
- #define WM5100_AIF1TX7MIX_INPUT_2_SOURCE 0x732
- #define WM5100_AIF1TX7MIX_INPUT_2_VOLUME 0x733
- #define WM5100_AIF1TX7MIX_INPUT_3_SOURCE 0x734
- #define WM5100_AIF1TX7MIX_INPUT_3_VOLUME 0x735
- #define WM5100_AIF1TX7MIX_INPUT_4_SOURCE 0x736
- #define WM5100_AIF1TX7MIX_INPUT_4_VOLUME 0x737
- #define WM5100_AIF1TX8MIX_INPUT_1_SOURCE 0x738
- #define WM5100_AIF1TX8MIX_INPUT_1_VOLUME 0x739
- #define WM5100_AIF1TX8MIX_INPUT_2_SOURCE 0x73A
- #define WM5100_AIF1TX8MIX_INPUT_2_VOLUME 0x73B
- #define WM5100_AIF1TX8MIX_INPUT_3_SOURCE 0x73C
- #define WM5100_AIF1TX8MIX_INPUT_3_VOLUME 0x73D
- #define WM5100_AIF1TX8MIX_INPUT_4_SOURCE 0x73E
- #define WM5100_AIF1TX8MIX_INPUT_4_VOLUME 0x73F
- #define WM5100_AIF2TX1MIX_INPUT_1_SOURCE 0x740
- #define WM5100_AIF2TX1MIX_INPUT_1_VOLUME 0x741
- #define WM5100_AIF2TX1MIX_INPUT_2_SOURCE 0x742
- #define WM5100_AIF2TX1MIX_INPUT_2_VOLUME 0x743
- #define WM5100_AIF2TX1MIX_INPUT_3_SOURCE 0x744
- #define WM5100_AIF2TX1MIX_INPUT_3_VOLUME 0x745
- #define WM5100_AIF2TX1MIX_INPUT_4_SOURCE 0x746
- #define WM5100_AIF2TX1MIX_INPUT_4_VOLUME 0x747
- #define WM5100_AIF2TX2MIX_INPUT_1_SOURCE 0x748
- #define WM5100_AIF2TX2MIX_INPUT_1_VOLUME 0x749
- #define WM5100_AIF2TX2MIX_INPUT_2_SOURCE 0x74A
- #define WM5100_AIF2TX2MIX_INPUT_2_VOLUME 0x74B
- #define WM5100_AIF2TX2MIX_INPUT_3_SOURCE 0x74C
- #define WM5100_AIF2TX2MIX_INPUT_3_VOLUME 0x74D
- #define WM5100_AIF2TX2MIX_INPUT_4_SOURCE 0x74E
- #define WM5100_AIF2TX2MIX_INPUT_4_VOLUME 0x74F
- #define WM5100_AIF3TX1MIX_INPUT_1_SOURCE 0x780
- #define WM5100_AIF3TX1MIX_INPUT_1_VOLUME 0x781
- #define WM5100_AIF3TX1MIX_INPUT_2_SOURCE 0x782
- #define WM5100_AIF3TX1MIX_INPUT_2_VOLUME 0x783
- #define WM5100_AIF3TX1MIX_INPUT_3_SOURCE 0x784
- #define WM5100_AIF3TX1MIX_INPUT_3_VOLUME 0x785
- #define WM5100_AIF3TX1MIX_INPUT_4_SOURCE 0x786
- #define WM5100_AIF3TX1MIX_INPUT_4_VOLUME 0x787
- #define WM5100_AIF3TX2MIX_INPUT_1_SOURCE 0x788
- #define WM5100_AIF3TX2MIX_INPUT_1_VOLUME 0x789
- #define WM5100_AIF3TX2MIX_INPUT_2_SOURCE 0x78A
- #define WM5100_AIF3TX2MIX_INPUT_2_VOLUME 0x78B
- #define WM5100_AIF3TX2MIX_INPUT_3_SOURCE 0x78C
- #define WM5100_AIF3TX2MIX_INPUT_3_VOLUME 0x78D
- #define WM5100_AIF3TX2MIX_INPUT_4_SOURCE 0x78E
- #define WM5100_AIF3TX2MIX_INPUT_4_VOLUME 0x78F
- #define WM5100_EQ1MIX_INPUT_1_SOURCE 0x880
- #define WM5100_EQ1MIX_INPUT_1_VOLUME 0x881
- #define WM5100_EQ1MIX_INPUT_2_SOURCE 0x882
- #define WM5100_EQ1MIX_INPUT_2_VOLUME 0x883
- #define WM5100_EQ1MIX_INPUT_3_SOURCE 0x884
- #define WM5100_EQ1MIX_INPUT_3_VOLUME 0x885
- #define WM5100_EQ1MIX_INPUT_4_SOURCE 0x886
- #define WM5100_EQ1MIX_INPUT_4_VOLUME 0x887
- #define WM5100_EQ2MIX_INPUT_1_SOURCE 0x888
- #define WM5100_EQ2MIX_INPUT_1_VOLUME 0x889
- #define WM5100_EQ2MIX_INPUT_2_SOURCE 0x88A
- #define WM5100_EQ2MIX_INPUT_2_VOLUME 0x88B
- #define WM5100_EQ2MIX_INPUT_3_SOURCE 0x88C
- #define WM5100_EQ2MIX_INPUT_3_VOLUME 0x88D
- #define WM5100_EQ2MIX_INPUT_4_SOURCE 0x88E
- #define WM5100_EQ2MIX_INPUT_4_VOLUME 0x88F
- #define WM5100_EQ3MIX_INPUT_1_SOURCE 0x890
- #define WM5100_EQ3MIX_INPUT_1_VOLUME 0x891
- #define WM5100_EQ3MIX_INPUT_2_SOURCE 0x892
- #define WM5100_EQ3MIX_INPUT_2_VOLUME 0x893
- #define WM5100_EQ3MIX_INPUT_3_SOURCE 0x894
- #define WM5100_EQ3MIX_INPUT_3_VOLUME 0x895
- #define WM5100_EQ3MIX_INPUT_4_SOURCE 0x896
- #define WM5100_EQ3MIX_INPUT_4_VOLUME 0x897
- #define WM5100_EQ4MIX_INPUT_1_SOURCE 0x898
- #define WM5100_EQ4MIX_INPUT_1_VOLUME 0x899
- #define WM5100_EQ4MIX_INPUT_2_SOURCE 0x89A
- #define WM5100_EQ4MIX_INPUT_2_VOLUME 0x89B
- #define WM5100_EQ4MIX_INPUT_3_SOURCE 0x89C
- #define WM5100_EQ4MIX_INPUT_3_VOLUME 0x89D
- #define WM5100_EQ4MIX_INPUT_4_SOURCE 0x89E
- #define WM5100_EQ4MIX_INPUT_4_VOLUME 0x89F
- #define WM5100_DRC1LMIX_INPUT_1_SOURCE 0x8C0
- #define WM5100_DRC1LMIX_INPUT_1_VOLUME 0x8C1
- #define WM5100_DRC1LMIX_INPUT_2_SOURCE 0x8C2
- #define WM5100_DRC1LMIX_INPUT_2_VOLUME 0x8C3
- #define WM5100_DRC1LMIX_INPUT_3_SOURCE 0x8C4
- #define WM5100_DRC1LMIX_INPUT_3_VOLUME 0x8C5
- #define WM5100_DRC1LMIX_INPUT_4_SOURCE 0x8C6
- #define WM5100_DRC1LMIX_INPUT_4_VOLUME 0x8C7
- #define WM5100_DRC1RMIX_INPUT_1_SOURCE 0x8C8
- #define WM5100_DRC1RMIX_INPUT_1_VOLUME 0x8C9
- #define WM5100_DRC1RMIX_INPUT_2_SOURCE 0x8CA
- #define WM5100_DRC1RMIX_INPUT_2_VOLUME 0x8CB
- #define WM5100_DRC1RMIX_INPUT_3_SOURCE 0x8CC
- #define WM5100_DRC1RMIX_INPUT_3_VOLUME 0x8CD
- #define WM5100_DRC1RMIX_INPUT_4_SOURCE 0x8CE
- #define WM5100_DRC1RMIX_INPUT_4_VOLUME 0x8CF
- #define WM5100_HPLP1MIX_INPUT_1_SOURCE 0x900
- #define WM5100_HPLP1MIX_INPUT_1_VOLUME 0x901
- #define WM5100_HPLP1MIX_INPUT_2_SOURCE 0x902
- #define WM5100_HPLP1MIX_INPUT_2_VOLUME 0x903
- #define WM5100_HPLP1MIX_INPUT_3_SOURCE 0x904
- #define WM5100_HPLP1MIX_INPUT_3_VOLUME 0x905
- #define WM5100_HPLP1MIX_INPUT_4_SOURCE 0x906
- #define WM5100_HPLP1MIX_INPUT_4_VOLUME 0x907
- #define WM5100_HPLP2MIX_INPUT_1_SOURCE 0x908
- #define WM5100_HPLP2MIX_INPUT_1_VOLUME 0x909
- #define WM5100_HPLP2MIX_INPUT_2_SOURCE 0x90A
- #define WM5100_HPLP2MIX_INPUT_2_VOLUME 0x90B
- #define WM5100_HPLP2MIX_INPUT_3_SOURCE 0x90C
- #define WM5100_HPLP2MIX_INPUT_3_VOLUME 0x90D
- #define WM5100_HPLP2MIX_INPUT_4_SOURCE 0x90E
- #define WM5100_HPLP2MIX_INPUT_4_VOLUME 0x90F
- #define WM5100_HPLP3MIX_INPUT_1_SOURCE 0x910
- #define WM5100_HPLP3MIX_INPUT_1_VOLUME 0x911
- #define WM5100_HPLP3MIX_INPUT_2_SOURCE 0x912
- #define WM5100_HPLP3MIX_INPUT_2_VOLUME 0x913
- #define WM5100_HPLP3MIX_INPUT_3_SOURCE 0x914
- #define WM5100_HPLP3MIX_INPUT_3_VOLUME 0x915
- #define WM5100_HPLP3MIX_INPUT_4_SOURCE 0x916
- #define WM5100_HPLP3MIX_INPUT_4_VOLUME 0x917
- #define WM5100_HPLP4MIX_INPUT_1_SOURCE 0x918
- #define WM5100_HPLP4MIX_INPUT_1_VOLUME 0x919
- #define WM5100_HPLP4MIX_INPUT_2_SOURCE 0x91A
- #define WM5100_HPLP4MIX_INPUT_2_VOLUME 0x91B
- #define WM5100_HPLP4MIX_INPUT_3_SOURCE 0x91C
- #define WM5100_HPLP4MIX_INPUT_3_VOLUME 0x91D
- #define WM5100_HPLP4MIX_INPUT_4_SOURCE 0x91E
- #define WM5100_HPLP4MIX_INPUT_4_VOLUME 0x91F
- #define WM5100_DSP1LMIX_INPUT_1_SOURCE 0x940
- #define WM5100_DSP1LMIX_INPUT_1_VOLUME 0x941
- #define WM5100_DSP1LMIX_INPUT_2_SOURCE 0x942
- #define WM5100_DSP1LMIX_INPUT_2_VOLUME 0x943
- #define WM5100_DSP1LMIX_INPUT_3_SOURCE 0x944
- #define WM5100_DSP1LMIX_INPUT_3_VOLUME 0x945
- #define WM5100_DSP1LMIX_INPUT_4_SOURCE 0x946
- #define WM5100_DSP1LMIX_INPUT_4_VOLUME 0x947
- #define WM5100_DSP1RMIX_INPUT_1_SOURCE 0x948
- #define WM5100_DSP1RMIX_INPUT_1_VOLUME 0x949
- #define WM5100_DSP1RMIX_INPUT_2_SOURCE 0x94A
- #define WM5100_DSP1RMIX_INPUT_2_VOLUME 0x94B
- #define WM5100_DSP1RMIX_INPUT_3_SOURCE 0x94C
- #define WM5100_DSP1RMIX_INPUT_3_VOLUME 0x94D
- #define WM5100_DSP1RMIX_INPUT_4_SOURCE 0x94E
- #define WM5100_DSP1RMIX_INPUT_4_VOLUME 0x94F
- #define WM5100_DSP1AUX1MIX_INPUT_1_SOURCE 0x950
- #define WM5100_DSP1AUX2MIX_INPUT_1_SOURCE 0x958
- #define WM5100_DSP1AUX3MIX_INPUT_1_SOURCE 0x960
- #define WM5100_DSP1AUX4MIX_INPUT_1_SOURCE 0x968
- #define WM5100_DSP1AUX5MIX_INPUT_1_SOURCE 0x970
- #define WM5100_DSP1AUX6MIX_INPUT_1_SOURCE 0x978
- #define WM5100_DSP2LMIX_INPUT_1_SOURCE 0x980
- #define WM5100_DSP2LMIX_INPUT_1_VOLUME 0x981
- #define WM5100_DSP2LMIX_INPUT_2_SOURCE 0x982
- #define WM5100_DSP2LMIX_INPUT_2_VOLUME 0x983
- #define WM5100_DSP2LMIX_INPUT_3_SOURCE 0x984
- #define WM5100_DSP2LMIX_INPUT_3_VOLUME 0x985
- #define WM5100_DSP2LMIX_INPUT_4_SOURCE 0x986
- #define WM5100_DSP2LMIX_INPUT_4_VOLUME 0x987
- #define WM5100_DSP2RMIX_INPUT_1_SOURCE 0x988
- #define WM5100_DSP2RMIX_INPUT_1_VOLUME 0x989
- #define WM5100_DSP2RMIX_INPUT_2_SOURCE 0x98A
- #define WM5100_DSP2RMIX_INPUT_2_VOLUME 0x98B
- #define WM5100_DSP2RMIX_INPUT_3_SOURCE 0x98C
- #define WM5100_DSP2RMIX_INPUT_3_VOLUME 0x98D
- #define WM5100_DSP2RMIX_INPUT_4_SOURCE 0x98E
- #define WM5100_DSP2RMIX_INPUT_4_VOLUME 0x98F
- #define WM5100_DSP2AUX1MIX_INPUT_1_SOURCE 0x990
- #define WM5100_DSP2AUX2MIX_INPUT_1_SOURCE 0x998
- #define WM5100_DSP2AUX3MIX_INPUT_1_SOURCE 0x9A0
- #define WM5100_DSP2AUX4MIX_INPUT_1_SOURCE 0x9A8
- #define WM5100_DSP2AUX5MIX_INPUT_1_SOURCE 0x9B0
- #define WM5100_DSP2AUX6MIX_INPUT_1_SOURCE 0x9B8
- #define WM5100_DSP3LMIX_INPUT_1_SOURCE 0x9C0
- #define WM5100_DSP3LMIX_INPUT_1_VOLUME 0x9C1
- #define WM5100_DSP3LMIX_INPUT_2_SOURCE 0x9C2
- #define WM5100_DSP3LMIX_INPUT_2_VOLUME 0x9C3
- #define WM5100_DSP3LMIX_INPUT_3_SOURCE 0x9C4
- #define WM5100_DSP3LMIX_INPUT_3_VOLUME 0x9C5
- #define WM5100_DSP3LMIX_INPUT_4_SOURCE 0x9C6
- #define WM5100_DSP3LMIX_INPUT_4_VOLUME 0x9C7
- #define WM5100_DSP3RMIX_INPUT_1_SOURCE 0x9C8
- #define WM5100_DSP3RMIX_INPUT_1_VOLUME 0x9C9
- #define WM5100_DSP3RMIX_INPUT_2_SOURCE 0x9CA
- #define WM5100_DSP3RMIX_INPUT_2_VOLUME 0x9CB
- #define WM5100_DSP3RMIX_INPUT_3_SOURCE 0x9CC
- #define WM5100_DSP3RMIX_INPUT_3_VOLUME 0x9CD
- #define WM5100_DSP3RMIX_INPUT_4_SOURCE 0x9CE
- #define WM5100_DSP3RMIX_INPUT_4_VOLUME 0x9CF
- #define WM5100_DSP3AUX1MIX_INPUT_1_SOURCE 0x9D0
- #define WM5100_DSP3AUX2MIX_INPUT_1_SOURCE 0x9D8
- #define WM5100_DSP3AUX3MIX_INPUT_1_SOURCE 0x9E0
- #define WM5100_DSP3AUX4MIX_INPUT_1_SOURCE 0x9E8
- #define WM5100_DSP3AUX5MIX_INPUT_1_SOURCE 0x9F0
- #define WM5100_DSP3AUX6MIX_INPUT_1_SOURCE 0x9F8
- #define WM5100_ASRC1LMIX_INPUT_1_SOURCE 0xA80
- #define WM5100_ASRC1RMIX_INPUT_1_SOURCE 0xA88
- #define WM5100_ASRC2LMIX_INPUT_1_SOURCE 0xA90
- #define WM5100_ASRC2RMIX_INPUT_1_SOURCE 0xA98
- #define WM5100_ISRC1DEC1MIX_INPUT_1_SOURCE 0xB00
- #define WM5100_ISRC1DEC2MIX_INPUT_1_SOURCE 0xB08
- #define WM5100_ISRC1DEC3MIX_INPUT_1_SOURCE 0xB10
- #define WM5100_ISRC1DEC4MIX_INPUT_1_SOURCE 0xB18
- #define WM5100_ISRC1INT1MIX_INPUT_1_SOURCE 0xB20
- #define WM5100_ISRC1INT2MIX_INPUT_1_SOURCE 0xB28
- #define WM5100_ISRC1INT3MIX_INPUT_1_SOURCE 0xB30
- #define WM5100_ISRC1INT4MIX_INPUT_1_SOURCE 0xB38
- #define WM5100_ISRC2DEC1MIX_INPUT_1_SOURCE 0xB40
- #define WM5100_ISRC2DEC2MIX_INPUT_1_SOURCE 0xB48
- #define WM5100_ISRC2DEC3MIX_INPUT_1_SOURCE 0xB50
- #define WM5100_ISRC2DEC4MIX_INPUT_1_SOURCE 0xB58
- #define WM5100_ISRC2INT1MIX_INPUT_1_SOURCE 0xB60
- #define WM5100_ISRC2INT2MIX_INPUT_1_SOURCE 0xB68
- #define WM5100_ISRC2INT3MIX_INPUT_1_SOURCE 0xB70
- #define WM5100_ISRC2INT4MIX_INPUT_1_SOURCE 0xB78
- #define WM5100_GPIO_CTRL_1 0xC00
- #define WM5100_GPIO_CTRL_2 0xC01
- #define WM5100_GPIO_CTRL_3 0xC02
- #define WM5100_GPIO_CTRL_4 0xC03
- #define WM5100_GPIO_CTRL_5 0xC04
- #define WM5100_GPIO_CTRL_6 0xC05
- #define WM5100_MISC_PAD_CTRL_1 0xC23
- #define WM5100_MISC_PAD_CTRL_2 0xC24
- #define WM5100_MISC_PAD_CTRL_3 0xC25
- #define WM5100_MISC_PAD_CTRL_4 0xC26
- #define WM5100_MISC_PAD_CTRL_5 0xC27
- #define WM5100_MISC_GPIO_1 0xC28
- #define WM5100_INTERRUPT_STATUS_1 0xD00
- #define WM5100_INTERRUPT_STATUS_2 0xD01
- #define WM5100_INTERRUPT_STATUS_3 0xD02
- #define WM5100_INTERRUPT_STATUS_4 0xD03
- #define WM5100_INTERRUPT_RAW_STATUS_2 0xD04
- #define WM5100_INTERRUPT_RAW_STATUS_3 0xD05
- #define WM5100_INTERRUPT_RAW_STATUS_4 0xD06
- #define WM5100_INTERRUPT_STATUS_1_MASK 0xD07
- #define WM5100_INTERRUPT_STATUS_2_MASK 0xD08
- #define WM5100_INTERRUPT_STATUS_3_MASK 0xD09
- #define WM5100_INTERRUPT_STATUS_4_MASK 0xD0A
- #define WM5100_INTERRUPT_CONTROL 0xD1F
- #define WM5100_IRQ_DEBOUNCE_1 0xD20
- #define WM5100_IRQ_DEBOUNCE_2 0xD21
- #define WM5100_FX_CTRL 0xE00
- #define WM5100_EQ1_1 0xE10
- #define WM5100_EQ1_2 0xE11
- #define WM5100_EQ1_3 0xE12
- #define WM5100_EQ1_4 0xE13
- #define WM5100_EQ1_5 0xE14
- #define WM5100_EQ1_6 0xE15
- #define WM5100_EQ1_7 0xE16
- #define WM5100_EQ1_8 0xE17
- #define WM5100_EQ1_9 0xE18
- #define WM5100_EQ1_10 0xE19
- #define WM5100_EQ1_11 0xE1A
- #define WM5100_EQ1_12 0xE1B
- #define WM5100_EQ1_13 0xE1C
- #define WM5100_EQ1_14 0xE1D
- #define WM5100_EQ1_15 0xE1E
- #define WM5100_EQ1_16 0xE1F
- #define WM5100_EQ1_17 0xE20
- #define WM5100_EQ1_18 0xE21
- #define WM5100_EQ1_19 0xE22
- #define WM5100_EQ1_20 0xE23
- #define WM5100_EQ2_1 0xE26
- #define WM5100_EQ2_2 0xE27
- #define WM5100_EQ2_3 0xE28
- #define WM5100_EQ2_4 0xE29
- #define WM5100_EQ2_5 0xE2A
- #define WM5100_EQ2_6 0xE2B
- #define WM5100_EQ2_7 0xE2C
- #define WM5100_EQ2_8 0xE2D
- #define WM5100_EQ2_9 0xE2E
- #define WM5100_EQ2_10 0xE2F
- #define WM5100_EQ2_11 0xE30
- #define WM5100_EQ2_12 0xE31
- #define WM5100_EQ2_13 0xE32
- #define WM5100_EQ2_14 0xE33
- #define WM5100_EQ2_15 0xE34
- #define WM5100_EQ2_16 0xE35
- #define WM5100_EQ2_17 0xE36
- #define WM5100_EQ2_18 0xE37
- #define WM5100_EQ2_19 0xE38
- #define WM5100_EQ2_20 0xE39
- #define WM5100_EQ3_1 0xE3C
- #define WM5100_EQ3_2 0xE3D
- #define WM5100_EQ3_3 0xE3E
- #define WM5100_EQ3_4 0xE3F
- #define WM5100_EQ3_5 0xE40
- #define WM5100_EQ3_6 0xE41
- #define WM5100_EQ3_7 0xE42
- #define WM5100_EQ3_8 0xE43
- #define WM5100_EQ3_9 0xE44
- #define WM5100_EQ3_10 0xE45
- #define WM5100_EQ3_11 0xE46
- #define WM5100_EQ3_12 0xE47
- #define WM5100_EQ3_13 0xE48
- #define WM5100_EQ3_14 0xE49
- #define WM5100_EQ3_15 0xE4A
- #define WM5100_EQ3_16 0xE4B
- #define WM5100_EQ3_17 0xE4C
- #define WM5100_EQ3_18 0xE4D
- #define WM5100_EQ3_19 0xE4E
- #define WM5100_EQ3_20 0xE4F
- #define WM5100_EQ4_1 0xE52
- #define WM5100_EQ4_2 0xE53
- #define WM5100_EQ4_3 0xE54
- #define WM5100_EQ4_4 0xE55
- #define WM5100_EQ4_5 0xE56
- #define WM5100_EQ4_6 0xE57
- #define WM5100_EQ4_7 0xE58
- #define WM5100_EQ4_8 0xE59
- #define WM5100_EQ4_9 0xE5A
- #define WM5100_EQ4_10 0xE5B
- #define WM5100_EQ4_11 0xE5C
- #define WM5100_EQ4_12 0xE5D
- #define WM5100_EQ4_13 0xE5E
- #define WM5100_EQ4_14 0xE5F
- #define WM5100_EQ4_15 0xE60
- #define WM5100_EQ4_16 0xE61
- #define WM5100_EQ4_17 0xE62
- #define WM5100_EQ4_18 0xE63
- #define WM5100_EQ4_19 0xE64
- #define WM5100_EQ4_20 0xE65
- #define WM5100_DRC1_CTRL1 0xE80
- #define WM5100_DRC1_CTRL2 0xE81
- #define WM5100_DRC1_CTRL3 0xE82
- #define WM5100_DRC1_CTRL4 0xE83
- #define WM5100_DRC1_CTRL5 0xE84
- #define WM5100_HPLPF1_1 0xEC0
- #define WM5100_HPLPF1_2 0xEC1
- #define WM5100_HPLPF2_1 0xEC4
- #define WM5100_HPLPF2_2 0xEC5
- #define WM5100_HPLPF3_1 0xEC8
- #define WM5100_HPLPF3_2 0xEC9
- #define WM5100_HPLPF4_1 0xECC
- #define WM5100_HPLPF4_2 0xECD
- #define WM5100_DSP1_CONTROL_1 0xF00
- #define WM5100_DSP1_CONTROL_2 0xF02
- #define WM5100_DSP1_CONTROL_3 0xF03
- #define WM5100_DSP1_CONTROL_4 0xF04
- #define WM5100_DSP1_CONTROL_5 0xF06
- #define WM5100_DSP1_CONTROL_6 0xF07
- #define WM5100_DSP1_CONTROL_7 0xF08
- #define WM5100_DSP1_CONTROL_8 0xF09
- #define WM5100_DSP1_CONTROL_9 0xF0A
- #define WM5100_DSP1_CONTROL_10 0xF0B
- #define WM5100_DSP1_CONTROL_11 0xF0C
- #define WM5100_DSP1_CONTROL_12 0xF0D
- #define WM5100_DSP1_CONTROL_13 0xF0F
- #define WM5100_DSP1_CONTROL_14 0xF10
- #define WM5100_DSP1_CONTROL_15 0xF11
- #define WM5100_DSP1_CONTROL_16 0xF12
- #define WM5100_DSP1_CONTROL_17 0xF13
- #define WM5100_DSP1_CONTROL_18 0xF14
- #define WM5100_DSP1_CONTROL_19 0xF16
- #define WM5100_DSP1_CONTROL_20 0xF17
- #define WM5100_DSP1_CONTROL_21 0xF18
- #define WM5100_DSP1_CONTROL_22 0xF1A
- #define WM5100_DSP1_CONTROL_23 0xF1B
- #define WM5100_DSP1_CONTROL_24 0xF1C
- #define WM5100_DSP1_CONTROL_25 0xF1E
- #define WM5100_DSP1_CONTROL_26 0xF20
- #define WM5100_DSP1_CONTROL_27 0xF21
- #define WM5100_DSP1_CONTROL_28 0xF22
- #define WM5100_DSP1_CONTROL_29 0xF23
- #define WM5100_DSP1_CONTROL_30 0xF24
- #define WM5100_DSP2_CONTROL_1 0x1000
- #define WM5100_DSP2_CONTROL_2 0x1002
- #define WM5100_DSP2_CONTROL_3 0x1003
- #define WM5100_DSP2_CONTROL_4 0x1004
- #define WM5100_DSP2_CONTROL_5 0x1006
- #define WM5100_DSP2_CONTROL_6 0x1007
- #define WM5100_DSP2_CONTROL_7 0x1008
- #define WM5100_DSP2_CONTROL_8 0x1009
- #define WM5100_DSP2_CONTROL_9 0x100A
- #define WM5100_DSP2_CONTROL_10 0x100B
- #define WM5100_DSP2_CONTROL_11 0x100C
- #define WM5100_DSP2_CONTROL_12 0x100D
- #define WM5100_DSP2_CONTROL_13 0x100F
- #define WM5100_DSP2_CONTROL_14 0x1010
- #define WM5100_DSP2_CONTROL_15 0x1011
- #define WM5100_DSP2_CONTROL_16 0x1012
- #define WM5100_DSP2_CONTROL_17 0x1013
- #define WM5100_DSP2_CONTROL_18 0x1014
- #define WM5100_DSP2_CONTROL_19 0x1016
- #define WM5100_DSP2_CONTROL_20 0x1017
- #define WM5100_DSP2_CONTROL_21 0x1018
- #define WM5100_DSP2_CONTROL_22 0x101A
- #define WM5100_DSP2_CONTROL_23 0x101B
- #define WM5100_DSP2_CONTROL_24 0x101C
- #define WM5100_DSP2_CONTROL_25 0x101E
- #define WM5100_DSP2_CONTROL_26 0x1020
- #define WM5100_DSP2_CONTROL_27 0x1021
- #define WM5100_DSP2_CONTROL_28 0x1022
- #define WM5100_DSP2_CONTROL_29 0x1023
- #define WM5100_DSP2_CONTROL_30 0x1024
- #define WM5100_DSP3_CONTROL_1 0x1100
- #define WM5100_DSP3_CONTROL_2 0x1102
- #define WM5100_DSP3_CONTROL_3 0x1103
- #define WM5100_DSP3_CONTROL_4 0x1104
- #define WM5100_DSP3_CONTROL_5 0x1106
- #define WM5100_DSP3_CONTROL_6 0x1107
- #define WM5100_DSP3_CONTROL_7 0x1108
- #define WM5100_DSP3_CONTROL_8 0x1109
- #define WM5100_DSP3_CONTROL_9 0x110A
- #define WM5100_DSP3_CONTROL_10 0x110B
- #define WM5100_DSP3_CONTROL_11 0x110C
- #define WM5100_DSP3_CONTROL_12 0x110D
- #define WM5100_DSP3_CONTROL_13 0x110F
- #define WM5100_DSP3_CONTROL_14 0x1110
- #define WM5100_DSP3_CONTROL_15 0x1111
- #define WM5100_DSP3_CONTROL_16 0x1112
- #define WM5100_DSP3_CONTROL_17 0x1113
- #define WM5100_DSP3_CONTROL_18 0x1114
- #define WM5100_DSP3_CONTROL_19 0x1116
- #define WM5100_DSP3_CONTROL_20 0x1117
- #define WM5100_DSP3_CONTROL_21 0x1118
- #define WM5100_DSP3_CONTROL_22 0x111A
- #define WM5100_DSP3_CONTROL_23 0x111B
- #define WM5100_DSP3_CONTROL_24 0x111C
- #define WM5100_DSP3_CONTROL_25 0x111E
- #define WM5100_DSP3_CONTROL_26 0x1120
- #define WM5100_DSP3_CONTROL_27 0x1121
- #define WM5100_DSP3_CONTROL_28 0x1122
- #define WM5100_DSP3_CONTROL_29 0x1123
- #define WM5100_DSP3_CONTROL_30 0x1124
- #define WM5100_DSP1_DM_0 0x4000
- #define WM5100_DSP1_DM_1 0x4001
- #define WM5100_DSP1_DM_2 0x4002
- #define WM5100_DSP1_DM_3 0x4003
- #define WM5100_DSP1_DM_508 0x41FC
- #define WM5100_DSP1_DM_509 0x41FD
- #define WM5100_DSP1_DM_510 0x41FE
- #define WM5100_DSP1_DM_511 0x41FF
- #define WM5100_DSP1_PM_0 0x4800
- #define WM5100_DSP1_PM_1 0x4801
- #define WM5100_DSP1_PM_2 0x4802
- #define WM5100_DSP1_PM_3 0x4803
- #define WM5100_DSP1_PM_4 0x4804
- #define WM5100_DSP1_PM_5 0x4805
- #define WM5100_DSP1_PM_1530 0x4DFA
- #define WM5100_DSP1_PM_1531 0x4DFB
- #define WM5100_DSP1_PM_1532 0x4DFC
- #define WM5100_DSP1_PM_1533 0x4DFD
- #define WM5100_DSP1_PM_1534 0x4DFE
- #define WM5100_DSP1_PM_1535 0x4DFF
- #define WM5100_DSP1_ZM_0 0x5000
- #define WM5100_DSP1_ZM_1 0x5001
- #define WM5100_DSP1_ZM_2 0x5002
- #define WM5100_DSP1_ZM_3 0x5003
- #define WM5100_DSP1_ZM_2044 0x57FC
- #define WM5100_DSP1_ZM_2045 0x57FD
- #define WM5100_DSP1_ZM_2046 0x57FE
- #define WM5100_DSP1_ZM_2047 0x57FF
- #define WM5100_DSP2_DM_0 0x6000
- #define WM5100_DSP2_DM_1 0x6001
- #define WM5100_DSP2_DM_2 0x6002
- #define WM5100_DSP2_DM_3 0x6003
- #define WM5100_DSP2_DM_508 0x61FC
- #define WM5100_DSP2_DM_509 0x61FD
- #define WM5100_DSP2_DM_510 0x61FE
- #define WM5100_DSP2_DM_511 0x61FF
- #define WM5100_DSP2_PM_0 0x6800
- #define WM5100_DSP2_PM_1 0x6801
- #define WM5100_DSP2_PM_2 0x6802
- #define WM5100_DSP2_PM_3 0x6803
- #define WM5100_DSP2_PM_4 0x6804
- #define WM5100_DSP2_PM_5 0x6805
- #define WM5100_DSP2_PM_1530 0x6DFA
- #define WM5100_DSP2_PM_1531 0x6DFB
- #define WM5100_DSP2_PM_1532 0x6DFC
- #define WM5100_DSP2_PM_1533 0x6DFD
- #define WM5100_DSP2_PM_1534 0x6DFE
- #define WM5100_DSP2_PM_1535 0x6DFF
- #define WM5100_DSP2_ZM_0 0x7000
- #define WM5100_DSP2_ZM_1 0x7001
- #define WM5100_DSP2_ZM_2 0x7002
- #define WM5100_DSP2_ZM_3 0x7003
- #define WM5100_DSP2_ZM_2044 0x77FC
- #define WM5100_DSP2_ZM_2045 0x77FD
- #define WM5100_DSP2_ZM_2046 0x77FE
- #define WM5100_DSP2_ZM_2047 0x77FF
- #define WM5100_DSP3_DM_0 0x8000
- #define WM5100_DSP3_DM_1 0x8001
- #define WM5100_DSP3_DM_2 0x8002
- #define WM5100_DSP3_DM_3 0x8003
- #define WM5100_DSP3_DM_508 0x81FC
- #define WM5100_DSP3_DM_509 0x81FD
- #define WM5100_DSP3_DM_510 0x81FE
- #define WM5100_DSP3_DM_511 0x81FF
- #define WM5100_DSP3_PM_0 0x8800
- #define WM5100_DSP3_PM_1 0x8801
- #define WM5100_DSP3_PM_2 0x8802
- #define WM5100_DSP3_PM_3 0x8803
- #define WM5100_DSP3_PM_4 0x8804
- #define WM5100_DSP3_PM_5 0x8805
- #define WM5100_DSP3_PM_1530 0x8DFA
- #define WM5100_DSP3_PM_1531 0x8DFB
- #define WM5100_DSP3_PM_1532 0x8DFC
- #define WM5100_DSP3_PM_1533 0x8DFD
- #define WM5100_DSP3_PM_1534 0x8DFE
- #define WM5100_DSP3_PM_1535 0x8DFF
- #define WM5100_DSP3_ZM_0 0x9000
- #define WM5100_DSP3_ZM_1 0x9001
- #define WM5100_DSP3_ZM_2 0x9002
- #define WM5100_DSP3_ZM_3 0x9003
- #define WM5100_DSP3_ZM_2044 0x97FC
- #define WM5100_DSP3_ZM_2045 0x97FD
- #define WM5100_DSP3_ZM_2046 0x97FE
- #define WM5100_DSP3_ZM_2047 0x97FF
- #define WM5100_REGISTER_COUNT 1435
- #define WM5100_MAX_REGISTER 0x97FF
- /*
- * Field Definitions.
- */
- /*
- * R0 (0x00) - software reset
- */
- #define WM5100_SW_RST_DEV_ID1_MASK 0xFFFF /* SW_RST_DEV_ID1 - [15:0] */
- #define WM5100_SW_RST_DEV_ID1_SHIFT 0 /* SW_RST_DEV_ID1 - [15:0] */
- #define WM5100_SW_RST_DEV_ID1_WIDTH 16 /* SW_RST_DEV_ID1 - [15:0] */
- /*
- * R1 (0x01) - Device Revision
- */
- #define WM5100_DEVICE_REVISION_MASK 0x000F /* DEVICE_REVISION - [3:0] */
- #define WM5100_DEVICE_REVISION_SHIFT 0 /* DEVICE_REVISION - [3:0] */
- #define WM5100_DEVICE_REVISION_WIDTH 4 /* DEVICE_REVISION - [3:0] */
- /*
- * R16 (0x10) - Ctrl IF 1
- */
- #define WM5100_AUTO_INC 0x0001 /* AUTO_INC */
- #define WM5100_AUTO_INC_MASK 0x0001 /* AUTO_INC */
- #define WM5100_AUTO_INC_SHIFT 0 /* AUTO_INC */
- #define WM5100_AUTO_INC_WIDTH 1 /* AUTO_INC */
- /*
- * R32 (0x20) - Tone Generator 1
- */
- #define WM5100_TONE_RATE_MASK 0x3000 /* TONE_RATE - [13:12] */
- #define WM5100_TONE_RATE_SHIFT 12 /* TONE_RATE - [13:12] */
- #define WM5100_TONE_RATE_WIDTH 2 /* TONE_RATE - [13:12] */
- #define WM5100_TONE_OFFSET_MASK 0x0300 /* TONE_OFFSET - [9:8] */
- #define WM5100_TONE_OFFSET_SHIFT 8 /* TONE_OFFSET - [9:8] */
- #define WM5100_TONE_OFFSET_WIDTH 2 /* TONE_OFFSET - [9:8] */
- #define WM5100_TONE2_ENA 0x0002 /* TONE2_ENA */
- #define WM5100_TONE2_ENA_MASK 0x0002 /* TONE2_ENA */
- #define WM5100_TONE2_ENA_SHIFT 1 /* TONE2_ENA */
- #define WM5100_TONE2_ENA_WIDTH 1 /* TONE2_ENA */
- #define WM5100_TONE1_ENA 0x0001 /* TONE1_ENA */
- #define WM5100_TONE1_ENA_MASK 0x0001 /* TONE1_ENA */
- #define WM5100_TONE1_ENA_SHIFT 0 /* TONE1_ENA */
- #define WM5100_TONE1_ENA_WIDTH 1 /* TONE1_ENA */
- /*
- * R48 (0x30) - PWM Drive 1
- */
- #define WM5100_PWM_RATE_MASK 0x3000 /* PWM_RATE - [13:12] */
- #define WM5100_PWM_RATE_SHIFT 12 /* PWM_RATE - [13:12] */
- #define WM5100_PWM_RATE_WIDTH 2 /* PWM_RATE - [13:12] */
- #define WM5100_PWM_CLK_SEL_MASK 0x0300 /* PWM_CLK_SEL - [9:8] */
- #define WM5100_PWM_CLK_SEL_SHIFT 8 /* PWM_CLK_SEL - [9:8] */
- #define WM5100_PWM_CLK_SEL_WIDTH 2 /* PWM_CLK_SEL - [9:8] */
- #define WM5100_PWM2_OVD 0x0020 /* PWM2_OVD */
- #define WM5100_PWM2_OVD_MASK 0x0020 /* PWM2_OVD */
- #define WM5100_PWM2_OVD_SHIFT 5 /* PWM2_OVD */
- #define WM5100_PWM2_OVD_WIDTH 1 /* PWM2_OVD */
- #define WM5100_PWM1_OVD 0x0010 /* PWM1_OVD */
- #define WM5100_PWM1_OVD_MASK 0x0010 /* PWM1_OVD */
- #define WM5100_PWM1_OVD_SHIFT 4 /* PWM1_OVD */
- #define WM5100_PWM1_OVD_WIDTH 1 /* PWM1_OVD */
- #define WM5100_PWM2_ENA 0x0002 /* PWM2_ENA */
- #define WM5100_PWM2_ENA_MASK 0x0002 /* PWM2_ENA */
- #define WM5100_PWM2_ENA_SHIFT 1 /* PWM2_ENA */
- #define WM5100_PWM2_ENA_WIDTH 1 /* PWM2_ENA */
- #define WM5100_PWM1_ENA 0x0001 /* PWM1_ENA */
- #define WM5100_PWM1_ENA_MASK 0x0001 /* PWM1_ENA */
- #define WM5100_PWM1_ENA_SHIFT 0 /* PWM1_ENA */
- #define WM5100_PWM1_ENA_WIDTH 1 /* PWM1_ENA */
- /*
- * R49 (0x31) - PWM Drive 2
- */
- #define WM5100_PWM1_LVL_MASK 0x03FF /* PWM1_LVL - [9:0] */
- #define WM5100_PWM1_LVL_SHIFT 0 /* PWM1_LVL - [9:0] */
- #define WM5100_PWM1_LVL_WIDTH 10 /* PWM1_LVL - [9:0] */
- /*
- * R50 (0x32) - PWM Drive 3
- */
- #define WM5100_PWM2_LVL_MASK 0x03FF /* PWM2_LVL - [9:0] */
- #define WM5100_PWM2_LVL_SHIFT 0 /* PWM2_LVL - [9:0] */
- #define WM5100_PWM2_LVL_WIDTH 10 /* PWM2_LVL - [9:0] */
- /*
- * R256 (0x100) - Clocking 1
- */
- #define WM5100_CLK_32K_SRC_MASK 0x000F /* CLK_32K_SRC - [3:0] */
- #define WM5100_CLK_32K_SRC_SHIFT 0 /* CLK_32K_SRC - [3:0] */
- #define WM5100_CLK_32K_SRC_WIDTH 4 /* CLK_32K_SRC - [3:0] */
- /*
- * R257 (0x101) - Clocking 3
- */
- #define WM5100_SYSCLK_FREQ_MASK 0x0700 /* SYSCLK_FREQ - [10:8] */
- #define WM5100_SYSCLK_FREQ_SHIFT 8 /* SYSCLK_FREQ - [10:8] */
- #define WM5100_SYSCLK_FREQ_WIDTH 3 /* SYSCLK_FREQ - [10:8] */
- #define WM5100_SYSCLK_ENA 0x0040 /* SYSCLK_ENA */
- #define WM5100_SYSCLK_ENA_MASK 0x0040 /* SYSCLK_ENA */
- #define WM5100_SYSCLK_ENA_SHIFT 6 /* SYSCLK_ENA */
- #define WM5100_SYSCLK_ENA_WIDTH 1 /* SYSCLK_ENA */
- #define WM5100_SYSCLK_SRC_MASK 0x000F /* SYSCLK_SRC - [3:0] */
- #define WM5100_SYSCLK_SRC_SHIFT 0 /* SYSCLK_SRC - [3:0] */
- #define WM5100_SYSCLK_SRC_WIDTH 4 /* SYSCLK_SRC - [3:0] */
- /*
- * R258 (0x102) - Clocking 4
- */
- #define WM5100_SAMPLE_RATE_1_MASK 0x001F /* SAMPLE_RATE_1 - [4:0] */
- #define WM5100_SAMPLE_RATE_1_SHIFT 0 /* SAMPLE_RATE_1 - [4:0] */
- #define WM5100_SAMPLE_RATE_1_WIDTH 5 /* SAMPLE_RATE_1 - [4:0] */
- /*
- * R259 (0x103) - Clocking 5
- */
- #define WM5100_SAMPLE_RATE_2_MASK 0x001F /* SAMPLE_RATE_2 - [4:0] */
- #define WM5100_SAMPLE_RATE_2_SHIFT 0 /* SAMPLE_RATE_2 - [4:0] */
- #define WM5100_SAMPLE_RATE_2_WIDTH 5 /* SAMPLE_RATE_2 - [4:0] */
- /*
- * R260 (0x104) - Clocking 6
- */
- #define WM5100_SAMPLE_RATE_3_MASK 0x001F /* SAMPLE_RATE_3 - [4:0] */
- #define WM5100_SAMPLE_RATE_3_SHIFT 0 /* SAMPLE_RATE_3 - [4:0] */
- #define WM5100_SAMPLE_RATE_3_WIDTH 5 /* SAMPLE_RATE_3 - [4:0] */
- /*
- * R263 (0x107) - Clocking 7
- */
- #define WM5100_ASYNC_CLK_FREQ_MASK 0x0700 /* ASYNC_CLK_FREQ - [10:8] */
- #define WM5100_ASYNC_CLK_FREQ_SHIFT 8 /* ASYNC_CLK_FREQ - [10:8] */
- #define WM5100_ASYNC_CLK_FREQ_WIDTH 3 /* ASYNC_CLK_FREQ - [10:8] */
- #define WM5100_ASYNC_CLK_ENA 0x0040 /* ASYNC_CLK_ENA */
- #define WM5100_ASYNC_CLK_ENA_MASK 0x0040 /* ASYNC_CLK_ENA */
- #define WM5100_ASYNC_CLK_ENA_SHIFT 6 /* ASYNC_CLK_ENA */
- #define WM5100_ASYNC_CLK_ENA_WIDTH 1 /* ASYNC_CLK_ENA */
- #define WM5100_ASYNC_CLK_SRC_MASK 0x000F /* ASYNC_CLK_SRC - [3:0] */
- #define WM5100_ASYNC_CLK_SRC_SHIFT 0 /* ASYNC_CLK_SRC - [3:0] */
- #define WM5100_ASYNC_CLK_SRC_WIDTH 4 /* ASYNC_CLK_SRC - [3:0] */
- /*
- * R264 (0x108) - Clocking 8
- */
- #define WM5100_ASYNC_SAMPLE_RATE_MASK 0x001F /* ASYNC_SAMPLE_RATE - [4:0] */
- #define WM5100_ASYNC_SAMPLE_RATE_SHIFT 0 /* ASYNC_SAMPLE_RATE - [4:0] */
- #define WM5100_ASYNC_SAMPLE_RATE_WIDTH 5 /* ASYNC_SAMPLE_RATE - [4:0] */
- /*
- * R288 (0x120) - ASRC_ENABLE
- */
- #define WM5100_ASRC2L_ENA 0x0008 /* ASRC2L_ENA */
- #define WM5100_ASRC2L_ENA_MASK 0x0008 /* ASRC2L_ENA */
- #define WM5100_ASRC2L_ENA_SHIFT 3 /* ASRC2L_ENA */
- #define WM5100_ASRC2L_ENA_WIDTH 1 /* ASRC2L_ENA */
- #define WM5100_ASRC2R_ENA 0x0004 /* ASRC2R_ENA */
- #define WM5100_ASRC2R_ENA_MASK 0x0004 /* ASRC2R_ENA */
- #define WM5100_ASRC2R_ENA_SHIFT 2 /* ASRC2R_ENA */
- #define WM5100_ASRC2R_ENA_WIDTH 1 /* ASRC2R_ENA */
- #define WM5100_ASRC1L_ENA 0x0002 /* ASRC1L_ENA */
- #define WM5100_ASRC1L_ENA_MASK 0x0002 /* ASRC1L_ENA */
- #define WM5100_ASRC1L_ENA_SHIFT 1 /* ASRC1L_ENA */
- #define WM5100_ASRC1L_ENA_WIDTH 1 /* ASRC1L_ENA */
- #define WM5100_ASRC1R_ENA 0x0001 /* ASRC1R_ENA */
- #define WM5100_ASRC1R_ENA_MASK 0x0001 /* ASRC1R_ENA */
- #define WM5100_ASRC1R_ENA_SHIFT 0 /* ASRC1R_ENA */
- #define WM5100_ASRC1R_ENA_WIDTH 1 /* ASRC1R_ENA */
- /*
- * R289 (0x121) - ASRC_STATUS
- */
- #define WM5100_ASRC2L_ENA_STS 0x0008 /* ASRC2L_ENA_STS */
- #define WM5100_ASRC2L_ENA_STS_MASK 0x0008 /* ASRC2L_ENA_STS */
- #define WM5100_ASRC2L_ENA_STS_SHIFT 3 /* ASRC2L_ENA_STS */
- #define WM5100_ASRC2L_ENA_STS_WIDTH 1 /* ASRC2L_ENA_STS */
- #define WM5100_ASRC2R_ENA_STS 0x0004 /* ASRC2R_ENA_STS */
- #define WM5100_ASRC2R_ENA_STS_MASK 0x0004 /* ASRC2R_ENA_STS */
- #define WM5100_ASRC2R_ENA_STS_SHIFT 2 /* ASRC2R_ENA_STS */
- #define WM5100_ASRC2R_ENA_STS_WIDTH 1 /* ASRC2R_ENA_STS */
- #define WM5100_ASRC1L_ENA_STS 0x0002 /* ASRC1L_ENA_STS */
- #define WM5100_ASRC1L_ENA_STS_MASK 0x0002 /* ASRC1L_ENA_STS */
- #define WM5100_ASRC1L_ENA_STS_SHIFT 1 /* ASRC1L_ENA_STS */
- #define WM5100_ASRC1L_ENA_STS_WIDTH 1 /* ASRC1L_ENA_STS */
- #define WM5100_ASRC1R_ENA_STS 0x0001 /* ASRC1R_ENA_STS */
- #define WM5100_ASRC1R_ENA_STS_MASK 0x0001 /* ASRC1R_ENA_STS */
- #define WM5100_ASRC1R_ENA_STS_SHIFT 0 /* ASRC1R_ENA_STS */
- #define WM5100_ASRC1R_ENA_STS_WIDTH 1 /* ASRC1R_ENA_STS */
- /*
- * R290 (0x122) - ASRC_RATE1
- */
- #define WM5100_ASRC_RATE1_MASK 0x0006 /* ASRC_RATE1 - [2:1] */
- #define WM5100_ASRC_RATE1_SHIFT 1 /* ASRC_RATE1 - [2:1] */
- #define WM5100_ASRC_RATE1_WIDTH 2 /* ASRC_RATE1 - [2:1] */
- /*
- * R321 (0x141) - ISRC 1 CTRL 1
- */
- #define WM5100_ISRC1_DFS_ENA 0x2000 /* ISRC1_DFS_ENA */
- #define WM5100_ISRC1_DFS_ENA_MASK 0x2000 /* ISRC1_DFS_ENA */
- #define WM5100_ISRC1_DFS_ENA_SHIFT 13 /* ISRC1_DFS_ENA */
- #define WM5100_ISRC1_DFS_ENA_WIDTH 1 /* ISRC1_DFS_ENA */
- #define WM5100_ISRC1_CLK_SEL_MASK 0x0300 /* ISRC1_CLK_SEL - [9:8] */
- #define WM5100_ISRC1_CLK_SEL_SHIFT 8 /* ISRC1_CLK_SEL - [9:8] */
- #define WM5100_ISRC1_CLK_SEL_WIDTH 2 /* ISRC1_CLK_SEL - [9:8] */
- #define WM5100_ISRC1_FSH_MASK 0x000C /* ISRC1_FSH - [3:2] */
- #define WM5100_ISRC1_FSH_SHIFT 2 /* ISRC1_FSH - [3:2] */
- #define WM5100_ISRC1_FSH_WIDTH 2 /* ISRC1_FSH - [3:2] */
- #define WM5100_ISRC1_FSL_MASK 0x0003 /* ISRC1_FSL - [1:0] */
- #define WM5100_ISRC1_FSL_SHIFT 0 /* ISRC1_FSL - [1:0] */
- #define WM5100_ISRC1_FSL_WIDTH 2 /* ISRC1_FSL - [1:0] */
- /*
- * R322 (0x142) - ISRC 1 CTRL 2
- */
- #define WM5100_ISRC1_INT1_ENA 0x8000 /* ISRC1_INT1_ENA */
- #define WM5100_ISRC1_INT1_ENA_MASK 0x8000 /* ISRC1_INT1_ENA */
- #define WM5100_ISRC1_INT1_ENA_SHIFT 15 /* ISRC1_INT1_ENA */
- #define WM5100_ISRC1_INT1_ENA_WIDTH 1 /* ISRC1_INT1_ENA */
- #define WM5100_ISRC1_INT2_ENA 0x4000 /* ISRC1_INT2_ENA */
- #define WM5100_ISRC1_INT2_ENA_MASK 0x4000 /* ISRC1_INT2_ENA */
- #define WM5100_ISRC1_INT2_ENA_SHIFT 14 /* ISRC1_INT2_ENA */
- #define WM5100_ISRC1_INT2_ENA_WIDTH 1 /* ISRC1_INT2_ENA */
- #define WM5100_ISRC1_INT3_ENA 0x2000 /* ISRC1_INT3_ENA */
- #define WM5100_ISRC1_INT3_ENA_MASK 0x2000 /* ISRC1_INT3_ENA */
- #define WM5100_ISRC1_INT3_ENA_SHIFT 13 /* ISRC1_INT3_ENA */
- #define WM5100_ISRC1_INT3_ENA_WIDTH 1 /* ISRC1_INT3_ENA */
- #define WM5100_ISRC1_INT4_ENA 0x1000 /* ISRC1_INT4_ENA */
- #define WM5100_ISRC1_INT4_ENA_MASK 0x1000 /* ISRC1_INT4_ENA */
- #define WM5100_ISRC1_INT4_ENA_SHIFT 12 /* ISRC1_INT4_ENA */
- #define WM5100_ISRC1_INT4_ENA_WIDTH 1 /* ISRC1_INT4_ENA */
- #define WM5100_ISRC1_DEC1_ENA 0x0200 /* ISRC1_DEC1_ENA */
- #define WM5100_ISRC1_DEC1_ENA_MASK 0x0200 /* ISRC1_DEC1_ENA */
- #define WM5100_ISRC1_DEC1_ENA_SHIFT 9 /* ISRC1_DEC1_ENA */
- #define WM5100_ISRC1_DEC1_ENA_WIDTH 1 /* ISRC1_DEC1_ENA */
- #define WM5100_ISRC1_DEC2_ENA 0x0100 /* ISRC1_DEC2_ENA */
- #define WM5100_ISRC1_DEC2_ENA_MASK 0x0100 /* ISRC1_DEC2_ENA */
- #define WM5100_ISRC1_DEC2_ENA_SHIFT 8 /* ISRC1_DEC2_ENA */
- #define WM5100_ISRC1_DEC2_ENA_WIDTH 1 /* ISRC1_DEC2_ENA */
- #define WM5100_ISRC1_DEC3_ENA 0x0080 /* ISRC1_DEC3_ENA */
- #define WM5100_ISRC1_DEC3_ENA_MASK 0x0080 /* ISRC1_DEC3_ENA */
- #define WM5100_ISRC1_DEC3_ENA_SHIFT 7 /* ISRC1_DEC3_ENA */
- #define WM5100_ISRC1_DEC3_ENA_WIDTH 1 /* ISRC1_DEC3_ENA */
- #define WM5100_ISRC1_DEC4_ENA 0x0040 /* ISRC1_DEC4_ENA */
- #define WM5100_ISRC1_DEC4_ENA_MASK 0x0040 /* ISRC1_DEC4_ENA */
- #define WM5100_ISRC1_DEC4_ENA_SHIFT 6 /* ISRC1_DEC4_ENA */
- #define WM5100_ISRC1_DEC4_ENA_WIDTH 1 /* ISRC1_DEC4_ENA */
- #define WM5100_ISRC1_NOTCH_ENA 0x0001 /* ISRC1_NOTCH_ENA */
- #define WM5100_ISRC1_NOTCH_ENA_MASK 0x0001 /* ISRC1_NOTCH_ENA */
- #define WM5100_ISRC1_NOTCH_ENA_SHIFT 0 /* ISRC1_NOTCH_ENA */
- #define WM5100_ISRC1_NOTCH_ENA_WIDTH 1 /* ISRC1_NOTCH_ENA */
- /*
- * R323 (0x143) - ISRC 2 CTRL1
- */
- #define WM5100_ISRC2_DFS_ENA 0x2000 /* ISRC2_DFS_ENA */
- #define WM5100_ISRC2_DFS_ENA_MASK 0x2000 /* ISRC2_DFS_ENA */
- #define WM5100_ISRC2_DFS_ENA_SHIFT 13 /* ISRC2_DFS_ENA */
- #define WM5100_ISRC2_DFS_ENA_WIDTH 1 /* ISRC2_DFS_ENA */
- #define WM5100_ISRC2_CLK_SEL_MASK 0x0300 /* ISRC2_CLK_SEL - [9:8] */
- #define WM5100_ISRC2_CLK_SEL_SHIFT 8 /* ISRC2_CLK_SEL - [9:8] */
- #define WM5100_ISRC2_CLK_SEL_WIDTH 2 /* ISRC2_CLK_SEL - [9:8] */
- #define WM5100_ISRC2_FSH_MASK 0x000C /* ISRC2_FSH - [3:2] */
- #define WM5100_ISRC2_FSH_SHIFT 2 /* ISRC2_FSH - [3:2] */
- #define WM5100_ISRC2_FSH_WIDTH 2 /* ISRC2_FSH - [3:2] */
- #define WM5100_ISRC2_FSL_MASK 0x0003 /* ISRC2_FSL - [1:0] */
- #define WM5100_ISRC2_FSL_SHIFT 0 /* ISRC2_FSL - [1:0] */
- #define WM5100_ISRC2_FSL_WIDTH 2 /* ISRC2_FSL - [1:0] */
- /*
- * R324 (0x144) - ISRC 2 CTRL 2
- */
- #define WM5100_ISRC2_INT1_ENA 0x8000 /* ISRC2_INT1_ENA */
- #define WM5100_ISRC2_INT1_ENA_MASK 0x8000 /* ISRC2_INT1_ENA */
- #define WM5100_ISRC2_INT1_ENA_SHIFT 15 /* ISRC2_INT1_ENA */
- #define WM5100_ISRC2_INT1_ENA_WIDTH 1 /* ISRC2_INT1_ENA */
- #define WM5100_ISRC2_INT2_ENA 0x4000 /* ISRC2_INT2_ENA */
- #define WM5100_ISRC2_INT2_ENA_MASK 0x4000 /* ISRC2_INT2_ENA */
- #define WM5100_ISRC2_INT2_ENA_SHIFT 14 /* ISRC2_INT2_ENA */
- #define WM5100_ISRC2_INT2_ENA_WIDTH 1 /* ISRC2_INT2_ENA */
- #define WM5100_ISRC2_INT3_ENA 0x2000 /* ISRC2_INT3_ENA */
- #define WM5100_ISRC2_INT3_ENA_MASK 0x2000 /* ISRC2_INT3_ENA */
- #define WM5100_ISRC2_INT3_ENA_SHIFT 13 /* ISRC2_INT3_ENA */
- #define WM5100_ISRC2_INT3_ENA_WIDTH 1 /* ISRC2_INT3_ENA */
- #define WM5100_ISRC2_INT4_ENA 0x1000 /* ISRC2_INT4_ENA */
- #define WM5100_ISRC2_INT4_ENA_MASK 0x1000 /* ISRC2_INT4_ENA */
- #define WM5100_ISRC2_INT4_ENA_SHIFT 12 /* ISRC2_INT4_ENA */
- #define WM5100_ISRC2_INT4_ENA_WIDTH 1 /* ISRC2_INT4_ENA */
- #define WM5100_ISRC2_DEC1_ENA 0x0200 /* ISRC2_DEC1_ENA */
- #define WM5100_ISRC2_DEC1_ENA_MASK 0x0200 /* ISRC2_DEC1_ENA */
- #define WM5100_ISRC2_DEC1_ENA_SHIFT 9 /* ISRC2_DEC1_ENA */
- #define WM5100_ISRC2_DEC1_ENA_WIDTH 1 /* ISRC2_DEC1_ENA */
- #define WM5100_ISRC2_DEC2_ENA 0x0100 /* ISRC2_DEC2_ENA */
- #define WM5100_ISRC2_DEC2_ENA_MASK 0x0100 /* ISRC2_DEC2_ENA */
- #define WM5100_ISRC2_DEC2_ENA_SHIFT 8 /* ISRC2_DEC2_ENA */
- #define WM5100_ISRC2_DEC2_ENA_WIDTH 1 /* ISRC2_DEC2_ENA */
- #define WM5100_ISRC2_DEC3_ENA 0x0080 /* ISRC2_DEC3_ENA */
- #define WM5100_ISRC2_DEC3_ENA_MASK 0x0080 /* ISRC2_DEC3_ENA */
- #define WM5100_ISRC2_DEC3_ENA_SHIFT 7 /* ISRC2_DEC3_ENA */
- #define WM5100_ISRC2_DEC3_ENA_WIDTH 1 /* ISRC2_DEC3_ENA */
- #define WM5100_ISRC2_DEC4_ENA 0x0040 /* ISRC2_DEC4_ENA */
- #define WM5100_ISRC2_DEC4_ENA_MASK 0x0040 /* ISRC2_DEC4_ENA */
- #define WM5100_ISRC2_DEC4_ENA_SHIFT 6 /* ISRC2_DEC4_ENA */
- #define WM5100_ISRC2_DEC4_ENA_WIDTH 1 /* ISRC2_DEC4_ENA */
- #define WM5100_ISRC2_NOTCH_ENA 0x0001 /* ISRC2_NOTCH_ENA */
- #define WM5100_ISRC2_NOTCH_ENA_MASK 0x0001 /* ISRC2_NOTCH_ENA */
- #define WM5100_ISRC2_NOTCH_ENA_SHIFT 0 /* ISRC2_NOTCH_ENA */
- #define WM5100_ISRC2_NOTCH_ENA_WIDTH 1 /* ISRC2_NOTCH_ENA */
- /*
- * R386 (0x182) - FLL1 Control 1
- */
- #define WM5100_FLL1_ENA 0x0001 /* FLL1_ENA */
- #define WM5100_FLL1_ENA_MASK 0x0001 /* FLL1_ENA */
- #define WM5100_FLL1_ENA_SHIFT 0 /* FLL1_ENA */
- #define WM5100_FLL1_ENA_WIDTH 1 /* FLL1_ENA */
- /*
- * R387 (0x183) - FLL1 Control 2
- */
- #define WM5100_FLL1_OUTDIV_MASK 0x3F00 /* FLL1_OUTDIV - [13:8] */
- #define WM5100_FLL1_OUTDIV_SHIFT 8 /* FLL1_OUTDIV - [13:8] */
- #define WM5100_FLL1_OUTDIV_WIDTH 6 /* FLL1_OUTDIV - [13:8] */
- #define WM5100_FLL1_FRATIO_MASK 0x0007 /* FLL1_FRATIO - [2:0] */
- #define WM5100_FLL1_FRATIO_SHIFT 0 /* FLL1_FRATIO - [2:0] */
- #define WM5100_FLL1_FRATIO_WIDTH 3 /* FLL1_FRATIO - [2:0] */
- /*
- * R388 (0x184) - FLL1 Control 3
- */
- #define WM5100_FLL1_THETA_MASK 0xFFFF /* FLL1_THETA - [15:0] */
- #define WM5100_FLL1_THETA_SHIFT 0 /* FLL1_THETA - [15:0] */
- #define WM5100_FLL1_THETA_WIDTH 16 /* FLL1_THETA - [15:0] */
- /*
- * R390 (0x186) - FLL1 Control 5
- */
- #define WM5100_FLL1_N_MASK 0x03FF /* FLL1_N - [9:0] */
- #define WM5100_FLL1_N_SHIFT 0 /* FLL1_N - [9:0] */
- #define WM5100_FLL1_N_WIDTH 10 /* FLL1_N - [9:0] */
- /*
- * R391 (0x187) - FLL1 Control 6
- */
- #define WM5100_FLL1_REFCLK_DIV_MASK 0x00C0 /* FLL1_REFCLK_DIV - [7:6] */
- #define WM5100_FLL1_REFCLK_DIV_SHIFT 6 /* FLL1_REFCLK_DIV - [7:6] */
- #define WM5100_FLL1_REFCLK_DIV_WIDTH 2 /* FLL1_REFCLK_DIV - [7:6] */
- #define WM5100_FLL1_REFCLK_SRC_MASK 0x000F /* FLL1_REFCLK_SRC - [3:0] */
- #define WM5100_FLL1_REFCLK_SRC_SHIFT 0 /* FLL1_REFCLK_SRC - [3:0] */
- #define WM5100_FLL1_REFCLK_SRC_WIDTH 4 /* FLL1_REFCLK_SRC - [3:0] */
- /*
- * R392 (0x188) - FLL1 EFS 1
- */
- #define WM5100_FLL1_LAMBDA_MASK 0xFFFF /* FLL1_LAMBDA - [15:0] */
- #define WM5100_FLL1_LAMBDA_SHIFT 0 /* FLL1_LAMBDA - [15:0] */
- #define WM5100_FLL1_LAMBDA_WIDTH 16 /* FLL1_LAMBDA - [15:0] */
- /*
- * R418 (0x1A2) - FLL2 Control 1
- */
- #define WM5100_FLL2_ENA 0x0001 /* FLL2_ENA */
- #define WM5100_FLL2_ENA_MASK 0x0001 /* FLL2_ENA */
- #define WM5100_FLL2_ENA_SHIFT 0 /* FLL2_ENA */
- #define WM5100_FLL2_ENA_WIDTH 1 /* FLL2_ENA */
- /*
- * R419 (0x1A3) - FLL2 Control 2
- */
- #define WM5100_FLL2_OUTDIV_MASK 0x3F00 /* FLL2_OUTDIV - [13:8] */
- #define WM5100_FLL2_OUTDIV_SHIFT 8 /* FLL2_OUTDIV - [13:8] */
- #define WM5100_FLL2_OUTDIV_WIDTH 6 /* FLL2_OUTDIV - [13:8] */
- #define WM5100_FLL2_FRATIO_MASK 0x0007 /* FLL2_FRATIO - [2:0] */
- #define WM5100_FLL2_FRATIO_SHIFT 0 /* FLL2_FRATIO - [2:0] */
- #define WM5100_FLL2_FRATIO_WIDTH 3 /* FLL2_FRATIO - [2:0] */
- /*
- * R420 (0x1A4) - FLL2 Control 3
- */
- #define WM5100_FLL2_THETA_MASK 0xFFFF /* FLL2_THETA - [15:0] */
- #define WM5100_FLL2_THETA_SHIFT 0 /* FLL2_THETA - [15:0] */
- #define WM5100_FLL2_THETA_WIDTH 16 /* FLL2_THETA - [15:0] */
- /*
- * R422 (0x1A6) - FLL2 Control 5
- */
- #define WM5100_FLL2_N_MASK 0x03FF /* FLL2_N - [9:0] */
- #define WM5100_FLL2_N_SHIFT 0 /* FLL2_N - [9:0] */
- #define WM5100_FLL2_N_WIDTH 10 /* FLL2_N - [9:0] */
- /*
- * R423 (0x1A7) - FLL2 Control 6
- */
- #define WM5100_FLL2_REFCLK_DIV_MASK 0x00C0 /* FLL2_REFCLK_DIV - [7:6] */
- #define WM5100_FLL2_REFCLK_DIV_SHIFT 6 /* FLL2_REFCLK_DIV - [7:6] */
- #define WM5100_FLL2_REFCLK_DIV_WIDTH 2 /* FLL2_REFCLK_DIV - [7:6] */
- #define WM5100_FLL2_REFCLK_SRC_MASK 0x000F /* FLL2_REFCLK_SRC - [3:0] */
- #define WM5100_FLL2_REFCLK_SRC_SHIFT 0 /* FLL2_REFCLK_SRC - [3:0] */
- #define WM5100_FLL2_REFCLK_SRC_WIDTH 4 /* FLL2_REFCLK_SRC - [3:0] */
- /*
- * R424 (0x1A8) - FLL2 EFS 1
- */
- #define WM5100_FLL2_LAMBDA_MASK 0xFFFF /* FLL2_LAMBDA - [15:0] */
- #define WM5100_FLL2_LAMBDA_SHIFT 0 /* FLL2_LAMBDA - [15:0] */
- #define WM5100_FLL2_LAMBDA_WIDTH 16 /* FLL2_LAMBDA - [15:0] */
- /*
- * R512 (0x200) - Mic Charge Pump 1
- */
- #define WM5100_CP2_BYPASS 0x0020 /* CP2_BYPASS */
- #define WM5100_CP2_BYPASS_MASK 0x0020 /* CP2_BYPASS */
- #define WM5100_CP2_BYPASS_SHIFT 5 /* CP2_BYPASS */
- #define WM5100_CP2_BYPASS_WIDTH 1 /* CP2_BYPASS */
- #define WM5100_CP2_ENA 0x0001 /* CP2_ENA */
- #define WM5100_CP2_ENA_MASK 0x0001 /* CP2_ENA */
- #define WM5100_CP2_ENA_SHIFT 0 /* CP2_ENA */
- #define WM5100_CP2_ENA_WIDTH 1 /* CP2_ENA */
- /*
- * R513 (0x201) - Mic Charge Pump 2
- */
- #define WM5100_LDO2_VSEL_MASK 0xF800 /* LDO2_VSEL - [15:11] */
- #define WM5100_LDO2_VSEL_SHIFT 11 /* LDO2_VSEL - [15:11] */
- #define WM5100_LDO2_VSEL_WIDTH 5 /* LDO2_VSEL - [15:11] */
- /*
- * R514 (0x202) - HP Charge Pump 1
- */
- #define WM5100_CP1_ENA 0x0001 /* CP1_ENA */
- #define WM5100_CP1_ENA_MASK 0x0001 /* CP1_ENA */
- #define WM5100_CP1_ENA_SHIFT 0 /* CP1_ENA */
- #define WM5100_CP1_ENA_WIDTH 1 /* CP1_ENA */
- /*
- * R529 (0x211) - LDO1 Control
- */
- #define WM5100_LDO1_BYPASS 0x0002 /* LDO1_BYPASS */
- #define WM5100_LDO1_BYPASS_MASK 0x0002 /* LDO1_BYPASS */
- #define WM5100_LDO1_BYPASS_SHIFT 1 /* LDO1_BYPASS */
- #define WM5100_LDO1_BYPASS_WIDTH 1 /* LDO1_BYPASS */
- /*
- * R533 (0x215) - Mic Bias Ctrl 1
- */
- #define WM5100_MICB1_DISCH 0x0040 /* MICB1_DISCH */
- #define WM5100_MICB1_DISCH_MASK 0x0040 /* MICB1_DISCH */
- #define WM5100_MICB1_DISCH_SHIFT 6 /* MICB1_DISCH */
- #define WM5100_MICB1_DISCH_WIDTH 1 /* MICB1_DISCH */
- #define WM5100_MICB1_RATE 0x0020 /* MICB1_RATE */
- #define WM5100_MICB1_RATE_MASK 0x0020 /* MICB1_RATE */
- #define WM5100_MICB1_RATE_SHIFT 5 /* MICB1_RATE */
- #define WM5100_MICB1_RATE_WIDTH 1 /* MICB1_RATE */
- #define WM5100_MICB1_LVL_MASK 0x001C /* MICB1_LVL - [4:2] */
- #define WM5100_MICB1_LVL_SHIFT 2 /* MICB1_LVL - [4:2] */
- #define WM5100_MICB1_LVL_WIDTH 3 /* MICB1_LVL - [4:2] */
- #define WM5100_MICB1_BYPASS 0x0002 /* MICB1_BYPASS */
- #define WM5100_MICB1_BYPASS_MASK 0x0002 /* MICB1_BYPASS */
- #define WM5100_MICB1_BYPASS_SHIFT 1 /* MICB1_BYPASS */
- #define WM5100_MICB1_BYPASS_WIDTH 1 /* MICB1_BYPASS */
- #define WM5100_MICB1_ENA 0x0001 /* MICB1_ENA */
- #define WM5100_MICB1_ENA_MASK 0x0001 /* MICB1_ENA */
- #define WM5100_MICB1_ENA_SHIFT 0 /* MICB1_ENA */
- #define WM5100_MICB1_ENA_WIDTH 1 /* MICB1_ENA */
- /*
- * R534 (0x216) - Mic Bias Ctrl 2
- */
- #define WM5100_MICB2_DISCH 0x0040 /* MICB2_DISCH */
- #define WM5100_MICB2_DISCH_MASK 0x0040 /* MICB2_DISCH */
- #define WM5100_MICB2_DISCH_SHIFT 6 /* MICB2_DISCH */
- #define WM5100_MICB2_DISCH_WIDTH 1 /* MICB2_DISCH */
- #define WM5100_MICB2_RATE 0x0020 /* MICB2_RATE */
- #define WM5100_MICB2_RATE_MASK 0x0020 /* MICB2_RATE */
- #define WM5100_MICB2_RATE_SHIFT 5 /* MICB2_RATE */
- #define WM5100_MICB2_RATE_WIDTH 1 /* MICB2_RATE */
- #define WM5100_MICB2_LVL_MASK 0x001C /* MICB2_LVL - [4:2] */
- #define WM5100_MICB2_LVL_SHIFT 2 /* MICB2_LVL - [4:2] */
- #define WM5100_MICB2_LVL_WIDTH 3 /* MICB2_LVL - [4:2] */
- #define WM5100_MICB2_BYPASS 0x0002 /* MICB2_BYPASS */
- #define WM5100_MICB2_BYPASS_MASK 0x0002 /* MICB2_BYPASS */
- #define WM5100_MICB2_BYPASS_SHIFT 1 /* MICB2_BYPASS */
- #define WM5100_MICB2_BYPASS_WIDTH 1 /* MICB2_BYPASS */
- #define WM5100_MICB2_ENA 0x0001 /* MICB2_ENA */
- #define WM5100_MICB2_ENA_MASK 0x0001 /* MICB2_ENA */
- #define WM5100_MICB2_ENA_SHIFT 0 /* MICB2_ENA */
- #define WM5100_MICB2_ENA_WIDTH 1 /* MICB2_ENA */
- /*
- * R535 (0x217) - Mic Bias Ctrl 3
- */
- #define WM5100_MICB3_DISCH 0x0040 /* MICB3_DISCH */
- #define WM5100_MICB3_DISCH_MASK 0x0040 /* MICB3_DISCH */
- #define WM5100_MICB3_DISCH_SHIFT 6 /* MICB3_DISCH */
- #define WM5100_MICB3_DISCH_WIDTH 1 /* MICB3_DISCH */
- #define WM5100_MICB3_RATE 0x0020 /* MICB3_RATE */
- #define WM5100_MICB3_RATE_MASK 0x0020 /* MICB3_RATE */
- #define WM5100_MICB3_RATE_SHIFT 5 /* MICB3_RATE */
- #define WM5100_MICB3_RATE_WIDTH 1 /* MICB3_RATE */
- #define WM5100_MICB3_LVL_MASK 0x001C /* MICB3_LVL - [4:2] */
- #define WM5100_MICB3_LVL_SHIFT 2 /* MICB3_LVL - [4:2] */
- #define WM5100_MICB3_LVL_WIDTH 3 /* MICB3_LVL - [4:2] */
- #define WM5100_MICB3_BYPASS 0x0002 /* MICB3_BYPASS */
- #define WM5100_MICB3_BYPASS_MASK 0x0002 /* MICB3_BYPASS */
- #define WM5100_MICB3_BYPASS_SHIFT 1 /* MICB3_BYPASS */
- #define WM5100_MICB3_BYPASS_WIDTH 1 /* MICB3_BYPASS */
- #define WM5100_MICB3_ENA 0x0001 /* MICB3_ENA */
- #define WM5100_MICB3_ENA_MASK 0x0001 /* MICB3_ENA */
- #define WM5100_MICB3_ENA_SHIFT 0 /* MICB3_ENA */
- #define WM5100_MICB3_ENA_WIDTH 1 /* MICB3_ENA */
- /*
- * R640 (0x280) - Accessory Detect Mode 1
- */
- #define WM5100_ACCDET_BIAS_SRC_MASK 0xC000 /* ACCDET_BIAS_SRC - [15:14] */
- #define WM5100_ACCDET_BIAS_SRC_SHIFT 14 /* ACCDET_BIAS_SRC - [15:14] */
- #define WM5100_ACCDET_BIAS_SRC_WIDTH 2 /* ACCDET_BIAS_SRC - [15:14] */
- #define WM5100_ACCDET_SRC 0x2000 /* ACCDET_SRC */
- #define WM5100_ACCDET_SRC_MASK 0x2000 /* ACCDET_SRC */
- #define WM5100_ACCDET_SRC_SHIFT 13 /* ACCDET_SRC */
- #define WM5100_ACCDET_SRC_WIDTH 1 /* ACCDET_SRC */
- #define WM5100_ACCDET_MODE_MASK 0x0003 /* ACCDET_MODE - [1:0] */
- #define WM5100_ACCDET_MODE_SHIFT 0 /* ACCDET_MODE - [1:0] */
- #define WM5100_ACCDET_MODE_WIDTH 2 /* ACCDET_MODE - [1:0] */
- /*
- * R648 (0x288) - Headphone Detect 1
- */
- #define WM5100_HP_HOLDTIME_MASK 0x00E0 /* HP_HOLDTIME - [7:5] */
- #define WM5100_HP_HOLDTIME_SHIFT 5 /* HP_HOLDTIME - [7:5] */
- #define WM5100_HP_HOLDTIME_WIDTH 3 /* HP_HOLDTIME - [7:5] */
- #define WM5100_HP_CLK_DIV_MASK 0x0018 /* HP_CLK_DIV - [4:3] */
- #define WM5100_HP_CLK_DIV_SHIFT 3 /* HP_CLK_DIV - [4:3] */
- #define WM5100_HP_CLK_DIV_WIDTH 2 /* HP_CLK_DIV - [4:3] */
- #define WM5100_HP_STEP_SIZE 0x0002 /* HP_STEP_SIZE */
- #define WM5100_HP_STEP_SIZE_MASK 0x0002 /* HP_STEP_SIZE */
- #define WM5100_HP_STEP_SIZE_SHIFT 1 /* HP_STEP_SIZE */
- #define WM5100_HP_STEP_SIZE_WIDTH 1 /* HP_STEP_SIZE */
- #define WM5100_HP_POLL 0x0001 /* HP_POLL */
- #define WM5100_HP_POLL_MASK 0x0001 /* HP_POLL */
- #define WM5100_HP_POLL_SHIFT 0 /* HP_POLL */
- #define WM5100_HP_POLL_WIDTH 1 /* HP_POLL */
- /*
- * R649 (0x289) - Headphone Detect 2
- */
- #define WM5100_HP_DONE 0x0080 /* HP_DONE */
- #define WM5100_HP_DONE_MASK 0x0080 /* HP_DONE */
- #define WM5100_HP_DONE_SHIFT 7 /* HP_DONE */
- #define WM5100_HP_DONE_WIDTH 1 /* HP_DONE */
- #define WM5100_HP_LVL_MASK 0x007F /* HP_LVL - [6:0] */
- #define WM5100_HP_LVL_SHIFT 0 /* HP_LVL - [6:0] */
- #define WM5100_HP_LVL_WIDTH 7 /* HP_LVL - [6:0] */
- /*
- * R656 (0x290) - Mic Detect 1
- */
- #define WM5100_ACCDET_BIAS_STARTTIME_MASK 0xF000 /* ACCDET_BIAS_STARTTIME - [15:12] */
- #define WM5100_ACCDET_BIAS_STARTTIME_SHIFT 12 /* ACCDET_BIAS_STARTTIME - [15:12] */
- #define WM5100_ACCDET_BIAS_STARTTIME_WIDTH 4 /* ACCDET_BIAS_STARTTIME - [15:12] */
- #define WM5100_ACCDET_RATE_MASK 0x0F00 /* ACCDET_RATE - [11:8] */
- #define WM5100_ACCDET_RATE_SHIFT 8 /* ACCDET_RATE - [11:8] */
- #define WM5100_ACCDET_RATE_WIDTH 4 /* ACCDET_RATE - [11:8] */
- #define WM5100_ACCDET_DBTIME 0x0002 /* ACCDET_DBTIME */
- #define WM5100_ACCDET_DBTIME_MASK 0x0002 /* ACCDET_DBTIME */
- #define WM5100_ACCDET_DBTIME_SHIFT 1 /* ACCDET_DBTIME */
- #define WM5100_ACCDET_DBTIME_WIDTH 1 /* ACCDET_DBTIME */
- #define WM5100_ACCDET_ENA 0x0001 /* ACCDET_ENA */
- #define WM5100_ACCDET_ENA_MASK 0x0001 /* ACCDET_ENA */
- #define WM5100_ACCDET_ENA_SHIFT 0 /* ACCDET_ENA */
- #define WM5100_ACCDET_ENA_WIDTH 1 /* ACCDET_ENA */
- /*
- * R657 (0x291) - Mic Detect 2
- */
- #define WM5100_ACCDET_LVL_SEL_MASK 0x00FF /* ACCDET_LVL_SEL - [7:0] */
- #define WM5100_ACCDET_LVL_SEL_SHIFT 0 /* ACCDET_LVL_SEL - [7:0] */
- #define WM5100_ACCDET_LVL_SEL_WIDTH 8 /* ACCDET_LVL_SEL - [7:0] */
- /*
- * R658 (0x292) - Mic Detect 3
- */
- #define WM5100_ACCDET_LVL_MASK 0x07FC /* ACCDET_LVL - [10:2] */
- #define WM5100_ACCDET_LVL_SHIFT 2 /* ACCDET_LVL - [10:2] */
- #define WM5100_ACCDET_LVL_WIDTH 9 /* ACCDET_LVL - [10:2] */
- #define WM5100_ACCDET_VALID 0x0002 /* ACCDET_VALID */
- #define WM5100_ACCDET_VALID_MASK 0x0002 /* ACCDET_VALID */
- #define WM5100_ACCDET_VALID_SHIFT 1 /* ACCDET_VALID */
- #define WM5100_ACCDET_VALID_WIDTH 1 /* ACCDET_VALID */
- #define WM5100_ACCDET_STS 0x0001 /* ACCDET_STS */
- #define WM5100_ACCDET_STS_MASK 0x0001 /* ACCDET_STS */
- #define WM5100_ACCDET_STS_SHIFT 0 /* ACCDET_STS */
- #define WM5100_ACCDET_STS_WIDTH 1 /* ACCDET_STS */
- /*
- * R699 (0x2BB) - Misc Control
- */
- #define WM5100_HPCOM_SRC 0x200 /* HPCOM_SRC */
- #define WM5100_HPCOM_SRC_SHIFT 9 /* HPCOM_SRC */
- /*
- * R769 (0x301) - Input Enables
- */
- #define WM5100_IN4L_ENA 0x0080 /* IN4L_ENA */
- #define WM5100_IN4L_ENA_MASK 0x0080 /* IN4L_ENA */
- #define WM5100_IN4L_ENA_SHIFT 7 /* IN4L_ENA */
- #define WM5100_IN4L_ENA_WIDTH 1 /* IN4L_ENA */
- #define WM5100_IN4R_ENA 0x0040 /* IN4R_ENA */
- #define WM5100_IN4R_ENA_MASK 0x0040 /* IN4R_ENA */
- #define WM5100_IN4R_ENA_SHIFT 6 /* IN4R_ENA */
- #define WM5100_IN4R_ENA_WIDTH 1 /* IN4R_ENA */
- #define WM5100_IN3L_ENA 0x0020 /* IN3L_ENA */
- #define WM5100_IN3L_ENA_MASK 0x0020 /* IN3L_ENA */
- #define WM5100_IN3L_ENA_SHIFT 5 /* IN3L_ENA */
- #define WM5100_IN3L_ENA_WIDTH 1 /* IN3L_ENA */
- #define WM5100_IN3R_ENA 0x0010 /* IN3R_ENA */
- #define WM5100_IN3R_ENA_MASK 0x0010 /* IN3R_ENA */
- #define WM5100_IN3R_ENA_SHIFT 4 /* IN3R_ENA */
- #define WM5100_IN3R_ENA_WIDTH 1 /* IN3R_ENA */
- #define WM5100_IN2L_ENA 0x0008 /* IN2L_ENA */
- #define WM5100_IN2L_ENA_MASK 0x0008 /* IN2L_ENA */
- #define WM5100_IN2L_ENA_SHIFT 3 /* IN2L_ENA */
- #define WM5100_IN2L_ENA_WIDTH 1 /* IN2L_ENA */
- #define WM5100_IN2R_ENA 0x0004 /* IN2R_ENA */
- #define WM5100_IN2R_ENA_MASK 0x0004 /* IN2R_ENA */
- #define WM5100_IN2R_ENA_SHIFT 2 /* IN2R_ENA */
- #define WM5100_IN2R_ENA_WIDTH 1 /* IN2R_ENA */
- #define WM5100_IN1L_ENA 0x0002 /* IN1L_ENA */
- #define WM5100_IN1L_ENA_MASK 0x0002 /* IN1L_ENA */
- #define WM5100_IN1L_ENA_SHIFT 1 /* IN1L_ENA */
- #define WM5100_IN1L_ENA_WIDTH 1 /* IN1L_ENA */
- #define WM5100_IN1R_ENA 0x0001 /* IN1R_ENA */
- #define WM5100_IN1R_ENA_MASK 0x0001 /* IN1R_ENA */
- #define WM5100_IN1R_ENA_SHIFT 0 /* IN1R_ENA */
- #define WM5100_IN1R_ENA_WIDTH 1 /* IN1R_ENA */
- /*
- * R770 (0x302) - Input Enables Status
- */
- #define WM5100_IN4L_ENA_STS 0x0080 /* IN4L_ENA_STS */
- #define WM5100_IN4L_ENA_STS_MASK 0x0080 /* IN4L_ENA_STS */
- #define WM5100_IN4L_ENA_STS_SHIFT 7 /* IN4L_ENA_STS */
- #define WM5100_IN4L_ENA_STS_WIDTH 1 /* IN4L_ENA_STS */
- #define WM5100_IN4R_ENA_STS 0x0040 /* IN4R_ENA_STS */
- #define WM5100_IN4R_ENA_STS_MASK 0x0040 /* IN4R_ENA_STS */
- #define WM5100_IN4R_ENA_STS_SHIFT 6 /* IN4R_ENA_STS */
- #define WM5100_IN4R_ENA_STS_WIDTH 1 /* IN4R_ENA_STS */
- #define WM5100_IN3L_ENA_STS 0x0020 /* IN3L_ENA_STS */
- #define WM5100_IN3L_ENA_STS_MASK 0x0020 /* IN3L_ENA_STS */
- #define WM5100_IN3L_ENA_STS_SHIFT 5 /* IN3L_ENA_STS */
- #define WM5100_IN3L_ENA_STS_WIDTH 1 /* IN3L_ENA_STS */
- #define WM5100_IN3R_ENA_STS 0x0010 /* IN3R_ENA_STS */
- #define WM5100_IN3R_ENA_STS_MASK 0x0010 /* IN3R_ENA_STS */
- #define WM5100_IN3R_ENA_STS_SHIFT 4 /* IN3R_ENA_STS */
- #define WM5100_IN3R_ENA_STS_WIDTH 1 /* IN3R_ENA_STS */
- #define WM5100_IN2L_ENA_STS 0x0008 /* IN2L_ENA_STS */
- #define WM5100_IN2L_ENA_STS_MASK 0x0008 /* IN2L_ENA_STS */
- #define WM5100_IN2L_ENA_STS_SHIFT 3 /* IN2L_ENA_STS */
- #define WM5100_IN2L_ENA_STS_WIDTH 1 /* IN2L_ENA_STS */
- #define WM5100_IN2R_ENA_STS 0x0004 /* IN2R_ENA_STS */
- #define WM5100_IN2R_ENA_STS_MASK 0x0004 /* IN2R_ENA_STS */
- #define WM5100_IN2R_ENA_STS_SHIFT 2 /* IN2R_ENA_STS */
- #define WM5100_IN2R_ENA_STS_WIDTH 1 /* IN2R_ENA_STS */
- #define WM5100_IN1L_ENA_STS 0x0002 /* IN1L_ENA_STS */
- #define WM5100_IN1L_ENA_STS_MASK 0x0002 /* IN1L_ENA_STS */
- #define WM5100_IN1L_ENA_STS_SHIFT 1 /* IN1L_ENA_STS */
- #define WM5100_IN1L_ENA_STS_WIDTH 1 /* IN1L_ENA_STS */
- #define WM5100_IN1R_ENA_STS 0x0001 /* IN1R_ENA_STS */
- #define WM5100_IN1R_ENA_STS_MASK 0x0001 /* IN1R_ENA_STS */
- #define WM5100_IN1R_ENA_STS_SHIFT 0 /* IN1R_ENA_STS */
- #define WM5100_IN1R_ENA_STS_WIDTH 1 /* IN1R_ENA_STS */
- /*
- * R784 (0x310) - IN1L Control
- */
- #define WM5100_IN_RATE_MASK 0xC000 /* IN_RATE - [15:14] */
- #define WM5100_IN_RATE_SHIFT 14 /* IN_RATE - [15:14] */
- #define WM5100_IN_RATE_WIDTH 2 /* IN_RATE - [15:14] */
- #define WM5100_IN1_OSR 0x2000 /* IN1_OSR */
- #define WM5100_IN1_OSR_MASK 0x2000 /* IN1_OSR */
- #define WM5100_IN1_OSR_SHIFT 13 /* IN1_OSR */
- #define WM5100_IN1_OSR_WIDTH 1 /* IN1_OSR */
- #define WM5100_IN1_DMIC_SUP_MASK 0x1800 /* IN1_DMIC_SUP - [12:11] */
- #define WM5100_IN1_DMIC_SUP_SHIFT 11 /* IN1_DMIC_SUP - [12:11] */
- #define WM5100_IN1_DMIC_SUP_WIDTH 2 /* IN1_DMIC_SUP - [12:11] */
- #define WM5100_IN1_MODE_MASK 0x0600 /* IN1_MODE - [10:9] */
- #define WM5100_IN1_MODE_SHIFT 9 /* IN1_MODE - [10:9] */
- #define WM5100_IN1_MODE_WIDTH 2 /* IN1_MODE - [10:9] */
- #define WM5100_IN1L_PGA_VOL_MASK 0x00FE /* IN1L_PGA_VOL - [7:1] */
- #define WM5100_IN1L_PGA_VOL_SHIFT 1 /* IN1L_PGA_VOL - [7:1] */
- #define WM5100_IN1L_PGA_VOL_WIDTH 7 /* IN1L_PGA_VOL - [7:1] */
- /*
- * R785 (0x311) - IN1R Control
- */
- #define WM5100_IN1R_PGA_VOL_MASK 0x00FE /* IN1R_PGA_VOL - [7:1] */
- #define WM5100_IN1R_PGA_VOL_SHIFT 1 /* IN1R_PGA_VOL - [7:1] */
- #define WM5100_IN1R_PGA_VOL_WIDTH 7 /* IN1R_PGA_VOL - [7:1] */
- /*
- * R786 (0x312) - IN2L Control
- */
- #define WM5100_IN2_OSR 0x2000 /* IN2_OSR */
- #define WM5100_IN2_OSR_MASK 0x2000 /* IN2_OSR */
- #define WM5100_IN2_OSR_SHIFT 13 /* IN2_OSR */
- #define WM5100_IN2_OSR_WIDTH 1 /* IN2_OSR */
- #define WM5100_IN2_DMIC_SUP_MASK 0x1800 /* IN2_DMIC_SUP - [12:11] */
- #define WM5100_IN2_DMIC_SUP_SHIFT 11 /* IN2_DMIC_SUP - [12:11] */
- #define WM5100_IN2_DMIC_SUP_WIDTH 2 /* IN2_DMIC_SUP - [12:11] */
- #define WM5100_IN2_MODE_MASK 0x0600 /* IN2_MODE - [10:9] */
- #define WM5100_IN2_MODE_SHIFT 9 /* IN2_MODE - [10:9] */
- #define WM5100_IN2_MODE_WIDTH 2 /* IN2_MODE - [10:9] */
- #define WM5100_IN2L_PGA_VOL_MASK 0x00FE /* IN2L_PGA_VOL - [7:1] */
- #define WM5100_IN2L_PGA_VOL_SHIFT 1 /* IN2L_PGA_VOL - [7:1] */
- #define WM5100_IN2L_PGA_VOL_WIDTH 7 /* IN2L_PGA_VOL - [7:1] */
- /*
- * R787 (0x313) - IN2R Control
- */
- #define WM5100_IN2R_PGA_VOL_MASK 0x00FE /* IN2R_PGA_VOL - [7:1] */
- #define WM5100_IN2R_PGA_VOL_SHIFT 1 /* IN2R_PGA_VOL - [7:1] */
- #define WM5100_IN2R_PGA_VOL_WIDTH 7 /* IN2R_PGA_VOL - [7:1] */
- /*
- * R788 (0x314) - IN3L Control
- */
- #define WM5100_IN3_OSR 0x2000 /* IN3_OSR */
- #define WM5100_IN3_OSR_MASK 0x2000 /* IN3_OSR */
- #define WM5100_IN3_OSR_SHIFT 13 /* IN3_OSR */
- #define WM5100_IN3_OSR_WIDTH 1 /* IN3_OSR */
- #define WM5100_IN3_DMIC_SUP_MASK 0x1800 /* IN3_DMIC_SUP - [12:11] */
- #define WM5100_IN3_DMIC_SUP_SHIFT 11 /* IN3_DMIC_SUP - [12:11] */
- #define WM5100_IN3_DMIC_SUP_WIDTH 2 /* IN3_DMIC_SUP - [12:11] */
- #define WM5100_IN3_MODE_MASK 0x0600 /* IN3_MODE - [10:9] */
- #define WM5100_IN3_MODE_SHIFT 9 /* IN3_MODE - [10:9] */
- #define WM5100_IN3_MODE_WIDTH 2 /* IN3_MODE - [10:9] */
- #define WM5100_IN3L_PGA_VOL_MASK 0x00FE /* IN3L_PGA_VOL - [7:1] */
- #define WM5100_IN3L_PGA_VOL_SHIFT 1 /* IN3L_PGA_VOL - [7:1] */
- #define WM5100_IN3L_PGA_VOL_WIDTH 7 /* IN3L_PGA_VOL - [7:1] */
- /*
- * R789 (0x315) - IN3R Control
- */
- #define WM5100_IN3R_PGA_VOL_MASK 0x00FE /* IN3R_PGA_VOL - [7:1] */
- #define WM5100_IN3R_PGA_VOL_SHIFT 1 /* IN3R_PGA_VOL - [7:1] */
- #define WM5100_IN3R_PGA_VOL_WIDTH 7 /* IN3R_PGA_VOL - [7:1] */
- /*
- * R790 (0x316) - IN4L Control
- */
- #define WM5100_IN4_OSR 0x2000 /* IN4_OSR */
- #define WM5100_IN4_OSR_MASK 0x2000 /* IN4_OSR */
- #define WM5100_IN4_OSR_SHIFT 13 /* IN4_OSR */
- #define WM5100_IN4_OSR_WIDTH 1 /* IN4_OSR */
- #define WM5100_IN4_DMIC_SUP_MASK 0x1800 /* IN4_DMIC_SUP - [12:11] */
- #define WM5100_IN4_DMIC_SUP_SHIFT 11 /* IN4_DMIC_SUP - [12:11] */
- #define WM5100_IN4_DMIC_SUP_WIDTH 2 /* IN4_DMIC_SUP - [12:11] */
- #define WM5100_IN4_MODE_MASK 0x0600 /* IN4_MODE - [10:9] */
- #define WM5100_IN4_MODE_SHIFT 9 /* IN4_MODE - [10:9] */
- #define WM5100_IN4_MODE_WIDTH 2 /* IN4_MODE - [10:9] */
- #define WM5100_IN4L_PGA_VOL_MASK 0x00FE /* IN4L_PGA_VOL - [7:1] */
- #define WM5100_IN4L_PGA_VOL_SHIFT 1 /* IN4L_PGA_VOL - [7:1] */
- #define WM5100_IN4L_PGA_VOL_WIDTH 7 /* IN4L_PGA_VOL - [7:1] */
- /*
- * R791 (0x317) - IN4R Control
- */
- #define WM5100_IN4R_PGA_VOL_MASK 0x00FE /* IN4R_PGA_VOL - [7:1] */
- #define WM5100_IN4R_PGA_VOL_SHIFT 1 /* IN4R_PGA_VOL - [7:1] */
- #define WM5100_IN4R_PGA_VOL_WIDTH 7 /* IN4R_PGA_VOL - [7:1] */
- /*
- * R792 (0x318) - RXANC_SRC
- */
- #define WM5100_IN_RXANC_SEL_MASK 0x0007 /* IN_RXANC_SEL - [2:0] */
- #define WM5100_IN_RXANC_SEL_SHIFT 0 /* IN_RXANC_SEL - [2:0] */
- #define WM5100_IN_RXANC_SEL_WIDTH 3 /* IN_RXANC_SEL - [2:0] */
- /*
- * R793 (0x319) - Input Volume Ramp
- */
- #define WM5100_IN_VD_RAMP_MASK 0x0070 /* IN_VD_RAMP - [6:4] */
- #define WM5100_IN_VD_RAMP_SHIFT 4 /* IN_VD_RAMP - [6:4] */
- #define WM5100_IN_VD_RAMP_WIDTH 3 /* IN_VD_RAMP - [6:4] */
- #define WM5100_IN_VI_RAMP_MASK 0x0007 /* IN_VI_RAMP - [2:0] */
- #define WM5100_IN_VI_RAMP_SHIFT 0 /* IN_VI_RAMP - [2:0] */
- #define WM5100_IN_VI_RAMP_WIDTH 3 /* IN_VI_RAMP - [2:0] */
- /*
- * R800 (0x320) - ADC Digital Volume 1L
- */
- #define WM5100_IN_VU 0x0200 /* IN_VU */
- #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */
- #define WM5100_IN_VU_SHIFT 9 /* IN_VU */
- #define WM5100_IN_VU_WIDTH 1 /* IN_VU */
- #define WM5100_IN1L_MUTE 0x0100 /* IN1L_MUTE */
- #define WM5100_IN1L_MUTE_MASK 0x0100 /* IN1L_MUTE */
- #define WM5100_IN1L_MUTE_SHIFT 8 /* IN1L_MUTE */
- #define WM5100_IN1L_MUTE_WIDTH 1 /* IN1L_MUTE */
- #define WM5100_IN1L_VOL_MASK 0x00FF /* IN1L_VOL - [7:0] */
- #define WM5100_IN1L_VOL_SHIFT 0 /* IN1L_VOL - [7:0] */
- #define WM5100_IN1L_VOL_WIDTH 8 /* IN1L_VOL - [7:0] */
- /*
- * R801 (0x321) - ADC Digital Volume 1R
- */
- #define WM5100_IN_VU 0x0200 /* IN_VU */
- #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */
- #define WM5100_IN_VU_SHIFT 9 /* IN_VU */
- #define WM5100_IN_VU_WIDTH 1 /* IN_VU */
- #define WM5100_IN1R_MUTE 0x0100 /* IN1R_MUTE */
- #define WM5100_IN1R_MUTE_MASK 0x0100 /* IN1R_MUTE */
- #define WM5100_IN1R_MUTE_SHIFT 8 /* IN1R_MUTE */
- #define WM5100_IN1R_MUTE_WIDTH 1 /* IN1R_MUTE */
- #define WM5100_IN1R_VOL_MASK 0x00FF /* IN1R_VOL - [7:0] */
- #define WM5100_IN1R_VOL_SHIFT 0 /* IN1R_VOL - [7:0] */
- #define WM5100_IN1R_VOL_WIDTH 8 /* IN1R_VOL - [7:0] */
- /*
- * R802 (0x322) - ADC Digital Volume 2L
- */
- #define WM5100_IN_VU 0x0200 /* IN_VU */
- #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */
- #define WM5100_IN_VU_SHIFT 9 /* IN_VU */
- #define WM5100_IN_VU_WIDTH 1 /* IN_VU */
- #define WM5100_IN2L_MUTE 0x0100 /* IN2L_MUTE */
- #define WM5100_IN2L_MUTE_MASK 0x0100 /* IN2L_MUTE */
- #define WM5100_IN2L_MUTE_SHIFT 8 /* IN2L_MUTE */
- #define WM5100_IN2L_MUTE_WIDTH 1 /* IN2L_MUTE */
- #define WM5100_IN2L_VOL_MASK 0x00FF /* IN2L_VOL - [7:0] */
- #define WM5100_IN2L_VOL_SHIFT 0 /* IN2L_VOL - [7:0] */
- #define WM5100_IN2L_VOL_WIDTH 8 /* IN2L_VOL - [7:0] */
- /*
- * R803 (0x323) - ADC Digital Volume 2R
- */
- #define WM5100_IN_VU 0x0200 /* IN_VU */
- #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */
- #define WM5100_IN_VU_SHIFT 9 /* IN_VU */
- #define WM5100_IN_VU_WIDTH 1 /* IN_VU */
- #define WM5100_IN2R_MUTE 0x0100 /* IN2R_MUTE */
- #define WM5100_IN2R_MUTE_MASK 0x0100 /* IN2R_MUTE */
- #define WM5100_IN2R_MUTE_SHIFT 8 /* IN2R_MUTE */
- #define WM5100_IN2R_MUTE_WIDTH 1 /* IN2R_MUTE */
- #define WM5100_IN2R_VOL_MASK 0x00FF /* IN2R_VOL - [7:0] */
- #define WM5100_IN2R_VOL_SHIFT 0 /* IN2R_VOL - [7:0] */
- #define WM5100_IN2R_VOL_WIDTH 8 /* IN2R_VOL - [7:0] */
- /*
- * R804 (0x324) - ADC Digital Volume 3L
- */
- #define WM5100_IN_VU 0x0200 /* IN_VU */
- #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */
- #define WM5100_IN_VU_SHIFT 9 /* IN_VU */
- #define WM5100_IN_VU_WIDTH 1 /* IN_VU */
- #define WM5100_IN3L_MUTE 0x0100 /* IN3L_MUTE */
- #define WM5100_IN3L_MUTE_MASK 0x0100 /* IN3L_MUTE */
- #define WM5100_IN3L_MUTE_SHIFT 8 /* IN3L_MUTE */
- #define WM5100_IN3L_MUTE_WIDTH 1 /* IN3L_MUTE */
- #define WM5100_IN3L_VOL_MASK 0x00FF /* IN3L_VOL - [7:0] */
- #define WM5100_IN3L_VOL_SHIFT 0 /* IN3L_VOL - [7:0] */
- #define WM5100_IN3L_VOL_WIDTH 8 /* IN3L_VOL - [7:0] */
- /*
- * R805 (0x325) - ADC Digital Volume 3R
- */
- #define WM5100_IN_VU 0x0200 /* IN_VU */
- #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */
- #define WM5100_IN_VU_SHIFT 9 /* IN_VU */
- #define WM5100_IN_VU_WIDTH 1 /* IN_VU */
- #define WM5100_IN3R_MUTE 0x0100 /* IN3R_MUTE */
- #define WM5100_IN3R_MUTE_MASK 0x0100 /* IN3R_MUTE */
- #define WM5100_IN3R_MUTE_SHIFT 8 /* IN3R_MUTE */
- #define WM5100_IN3R_MUTE_WIDTH 1 /* IN3R_MUTE */
- #define WM5100_IN3R_VOL_MASK 0x00FF /* IN3R_VOL - [7:0] */
- #define WM5100_IN3R_VOL_SHIFT 0 /* IN3R_VOL - [7:0] */
- #define WM5100_IN3R_VOL_WIDTH 8 /* IN3R_VOL - [7:0] */
- /*
- * R806 (0x326) - ADC Digital Volume 4L
- */
- #define WM5100_IN_VU 0x0200 /* IN_VU */
- #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */
- #define WM5100_IN_VU_SHIFT 9 /* IN_VU */
- #define WM5100_IN_VU_WIDTH 1 /* IN_VU */
- #define WM5100_IN4L_MUTE 0x0100 /* IN4L_MUTE */
- #define WM5100_IN4L_MUTE_MASK 0x0100 /* IN4L_MUTE */
- #define WM5100_IN4L_MUTE_SHIFT 8 /* IN4L_MUTE */
- #define WM5100_IN4L_MUTE_WIDTH 1 /* IN4L_MUTE */
- #define WM5100_IN4L_VOL_MASK 0x00FF /* IN4L_VOL - [7:0] */
- #define WM5100_IN4L_VOL_SHIFT 0 /* IN4L_VOL - [7:0] */
- #define WM5100_IN4L_VOL_WIDTH 8 /* IN4L_VOL - [7:0] */
- /*
- * R807 (0x327) - ADC Digital Volume 4R
- */
- #define WM5100_IN_VU 0x0200 /* IN_VU */
- #define WM5100_IN_VU_MASK 0x0200 /* IN_VU */
- #define WM5100_IN_VU_SHIFT 9 /* IN_VU */
- #define WM5100_IN_VU_WIDTH 1 /* IN_VU */
- #define WM5100_IN4R_MUTE 0x0100 /* IN4R_MUTE */
- #define WM5100_IN4R_MUTE_MASK 0x0100 /* IN4R_MUTE */
- #define WM5100_IN4R_MUTE_SHIFT 8 /* IN4R_MUTE */
- #define WM5100_IN4R_MUTE_WIDTH 1 /* IN4R_MUTE */
- #define WM5100_IN4R_VOL_MASK 0x00FF /* IN4R_VOL - [7:0] */
- #define WM5100_IN4R_VOL_SHIFT 0 /* IN4R_VOL - [7:0] */
- #define WM5100_IN4R_VOL_WIDTH 8 /* IN4R_VOL - [7:0] */
- /*
- * R1025 (0x401) - Output Enables 2
- */
- #define WM5100_OUT6L_ENA 0x0800 /* OUT6L_ENA */
- #define WM5100_OUT6L_ENA_MASK 0x0800 /* OUT6L_ENA */
- #define WM5100_OUT6L_ENA_SHIFT 11 /* OUT6L_ENA */
- #define WM5100_OUT6L_ENA_WIDTH 1 /* OUT6L_ENA */
- #define WM5100_OUT6R_ENA 0x0400 /* OUT6R_ENA */
- #define WM5100_OUT6R_ENA_MASK 0x0400 /* OUT6R_ENA */
- #define WM5100_OUT6R_ENA_SHIFT 10 /* OUT6R_ENA */
- #define WM5100_OUT6R_ENA_WIDTH 1 /* OUT6R_ENA */
- #define WM5100_OUT5L_ENA 0x0200 /* OUT5L_ENA */
- #define WM5100_OUT5L_ENA_MASK 0x0200 /* OUT5L_ENA */
- #define WM5100_OUT5L_ENA_SHIFT 9 /* OUT5L_ENA */
- #define WM5100_OUT5L_ENA_WIDTH 1 /* OUT5L_ENA */
- #define WM5100_OUT5R_ENA 0x0100 /* OUT5R_ENA */
- #define WM5100_OUT5R_ENA_MASK 0x0100 /* OUT5R_ENA */
- #define WM5100_OUT5R_ENA_SHIFT 8 /* OUT5R_ENA */
- #define WM5100_OUT5R_ENA_WIDTH 1 /* OUT5R_ENA */
- #define WM5100_OUT4L_ENA 0x0080 /* OUT4L_ENA */
- #define WM5100_OUT4L_ENA_MASK 0x0080 /* OUT4L_ENA */
- #define WM5100_OUT4L_ENA_SHIFT 7 /* OUT4L_ENA */
- #define WM5100_OUT4L_ENA_WIDTH 1 /* OUT4L_ENA */
- #define WM5100_OUT4R_ENA 0x0040 /* OUT4R_ENA */
- #define WM5100_OUT4R_ENA_MASK 0x0040 /* OUT4R_ENA */
- #define WM5100_OUT4R_ENA_SHIFT 6 /* OUT4R_ENA */
- #define WM5100_OUT4R_ENA_WIDTH 1 /* OUT4R_ENA */
- /*
- * R1026 (0x402) - Output Status 1
- */
- #define WM5100_OUT3L_ENA_STS 0x0020 /* OUT3L_ENA_STS */
- #define WM5100_OUT3L_ENA_STS_MASK 0x0020 /* OUT3L_ENA_STS */
- #define WM5100_OUT3L_ENA_STS_SHIFT 5 /* OUT3L_ENA_STS */
- #define WM5100_OUT3L_ENA_STS_WIDTH 1 /* OUT3L_ENA_STS */
- #define WM5100_OUT3R_ENA_STS 0x0010 /* OUT3R_ENA_STS */
- #define WM5100_OUT3R_ENA_STS_MASK 0x0010 /* OUT3R_ENA_STS */
- #define WM5100_OUT3R_ENA_STS_SHIFT 4 /* OUT3R_ENA_STS */
- #define WM5100_OUT3R_ENA_STS_WIDTH 1 /* OUT3R_ENA_STS */
- #define WM5100_OUT2L_ENA_STS 0x0008 /* OUT2L_ENA_STS */
- #define WM5100_OUT2L_ENA_STS_MASK 0x0008 /* OUT2L_ENA_STS */
- #define WM5100_OUT2L_ENA_STS_SHIFT 3 /* OUT2L_ENA_STS */
- #define WM5100_OUT2L_ENA_STS_WIDTH 1 /* OUT2L_ENA_STS */
- #define WM5100_OUT2R_ENA_STS 0x0004 /* OUT2R_ENA_STS */
- #define WM5100_OUT2R_ENA_STS_MASK 0x0004 /* OUT2R_ENA_STS */
- #define WM5100_OUT2R_ENA_STS_SHIFT 2 /* OUT2R_ENA_STS */
- #define WM5100_OUT2R_ENA_STS_WIDTH 1 /* OUT2R_ENA_STS */
- #define WM5100_OUT1L_ENA_STS 0x0002 /* OUT1L_ENA_STS */
- #define WM5100_OUT1L_ENA_STS_MASK 0x0002 /* OUT1L_ENA_STS */
- #define WM5100_OUT1L_ENA_STS_SHIFT 1 /* OUT1L_ENA_STS */
- #define WM5100_OUT1L_ENA_STS_WIDTH 1 /* OUT1L_ENA_STS */
- #define WM5100_OUT1R_ENA_STS 0x0001 /* OUT1R_ENA_STS */
- #define WM5100_OUT1R_ENA_STS_MASK 0x0001 /* OUT1R_ENA_STS */
- #define WM5100_OUT1R_ENA_STS_SHIFT 0 /* OUT1R_ENA_STS */
- #define WM5100_OUT1R_ENA_STS_WIDTH 1 /* OUT1R_ENA_STS */
- /*
- * R1027 (0x403) - Output Status 2
- */
- #define WM5100_OUT6L_ENA_STS 0x0800 /* OUT6L_ENA_STS */
- #define WM5100_OUT6L_ENA_STS_MASK 0x0800 /* OUT6L_ENA_STS */
- #define WM5100_OUT6L_ENA_STS_SHIFT 11 /* OUT6L_ENA_STS */
- #define WM5100_OUT6L_ENA_STS_WIDTH 1 /* OUT6L_ENA_STS */
- #define WM5100_OUT6R_ENA_STS 0x0400 /* OUT6R_ENA_STS */
- #define WM5100_OUT6R_ENA_STS_MASK 0x0400 /* OUT6R_ENA_STS */
- #define WM5100_OUT6R_ENA_STS_SHIFT 10 /* OUT6R_ENA_STS */
- #define WM5100_OUT6R_ENA_STS_WIDTH 1 /* OUT6R_ENA_STS */
- #define WM5100_OUT5L_ENA_STS 0x0200 /* OUT5L_ENA_STS */
- #define WM5100_OUT5L_ENA_STS_MASK 0x0200 /* OUT5L_ENA_STS */
- #define WM5100_OUT5L_ENA_STS_SHIFT 9 /* OUT5L_ENA_STS */
- #define WM5100_OUT5L_ENA_STS_WIDTH 1 /* OUT5L_ENA_STS */
- #define WM5100_OUT5R_ENA_STS 0x0100 /* OUT5R_ENA_STS */
- #define WM5100_OUT5R_ENA_STS_MASK 0x0100 /* OUT5R_ENA_STS */
- #define WM5100_OUT5R_ENA_STS_SHIFT 8 /* OUT5R_ENA_STS */
- #define WM5100_OUT5R_ENA_STS_WIDTH 1 /* OUT5R_ENA_STS */
- #define WM5100_OUT4L_ENA_STS 0x0080 /* OUT4L_ENA_STS */
- #define WM5100_OUT4L_ENA_STS_MASK 0x0080 /* OUT4L_ENA_STS */
- #define WM5100_OUT4L_ENA_STS_SHIFT 7 /* OUT4L_ENA_STS */
- #define WM5100_OUT4L_ENA_STS_WIDTH 1 /* OUT4L_ENA_STS */
- #define WM5100_OUT4R_ENA_STS 0x0040 /* OUT4R_ENA_STS */
- #define WM5100_OUT4R_ENA_STS_MASK 0x0040 /* OUT4R_ENA_STS */
- #define WM5100_OUT4R_ENA_STS_SHIFT 6 /* OUT4R_ENA_STS */
- #define WM5100_OUT4R_ENA_STS_WIDTH 1 /* OUT4R_ENA_STS */
- /*
- * R1032 (0x408) - Channel Enables 1
- */
- #define WM5100_HP3L_ENA 0x0020 /* HP3L_ENA */
- #define WM5100_HP3L_ENA_MASK 0x0020 /* HP3L_ENA */
- #define WM5100_HP3L_ENA_SHIFT 5 /* HP3L_ENA */
- #define WM5100_HP3L_ENA_WIDTH 1 /* HP3L_ENA */
- #define WM5100_HP3R_ENA 0x0010 /* HP3R_ENA */
- #define WM5100_HP3R_ENA_MASK 0x0010 /* HP3R_ENA */
- #define WM5100_HP3R_ENA_SHIFT 4 /* HP3R_ENA */
- #define WM5100_HP3R_ENA_WIDTH 1 /* HP3R_ENA */
- #define WM5100_HP2L_ENA 0x0008 /* HP2L_ENA */
- #define WM5100_HP2L_ENA_MASK 0x0008 /* HP2L_ENA */
- #define WM5100_HP2L_ENA_SHIFT 3 /* HP2L_ENA */
- #define WM5100_HP2L_ENA_WIDTH 1 /* HP2L_ENA */
- #define WM5100_HP2R_ENA 0x0004 /* HP2R_ENA */
- #define WM5100_HP2R_ENA_MASK 0x0004 /* HP2R_ENA */
- #define WM5100_HP2R_ENA_SHIFT 2 /* HP2R_ENA */
- #define WM5100_HP2R_ENA_WIDTH 1 /* HP2R_ENA */
- #define WM5100_HP1L_ENA 0x0002 /* HP1L_ENA */
- #define WM5100_HP1L_ENA_MASK 0x0002 /* HP1L_ENA */
- #define WM5100_HP1L_ENA_SHIFT 1 /* HP1L_ENA */
- #define WM5100_HP1L_ENA_WIDTH 1 /* HP1L_ENA */
- #define WM5100_HP1R_ENA 0x0001 /* HP1R_ENA */
- #define WM5100_HP1R_ENA_MASK 0x0001 /* HP1R_ENA */
- #define WM5100_HP1R_ENA_SHIFT 0 /* HP1R_ENA */
- #define WM5100_HP1R_ENA_WIDTH 1 /* HP1R_ENA */
- /*
- * R1040 (0x410) - Out Volume 1L
- */
- #define WM5100_OUT_RATE_MASK 0xC000 /* OUT_RATE - [15:14] */
- #define WM5100_OUT_RATE_SHIFT 14 /* OUT_RATE - [15:14] */
- #define WM5100_OUT_RATE_WIDTH 2 /* OUT_RATE - [15:14] */
- #define WM5100_OUT1_OSR 0x2000 /* OUT1_OSR */
- #define WM5100_OUT1_OSR_MASK 0x2000 /* OUT1_OSR */
- #define WM5100_OUT1_OSR_SHIFT 13 /* OUT1_OSR */
- #define WM5100_OUT1_OSR_WIDTH 1 /* OUT1_OSR */
- #define WM5100_OUT1_MONO 0x1000 /* OUT1_MONO */
- #define WM5100_OUT1_MONO_MASK 0x1000 /* OUT1_MONO */
- #define WM5100_OUT1_MONO_SHIFT 12 /* OUT1_MONO */
- #define WM5100_OUT1_MONO_WIDTH 1 /* OUT1_MONO */
- #define WM5100_OUT1L_ANC_SRC 0x0800 /* OUT1L_ANC_SRC */
- #define WM5100_OUT1L_ANC_SRC_MASK 0x0800 /* OUT1L_ANC_SRC */
- #define WM5100_OUT1L_ANC_SRC_SHIFT 11 /* OUT1L_ANC_SRC */
- #define WM5100_OUT1L_ANC_SRC_WIDTH 1 /* OUT1L_ANC_SRC */
- #define WM5100_OUT1L_PGA_VOL_MASK 0x00FE /* OUT1L_PGA_VOL - [7:1] */
- #define WM5100_OUT1L_PGA_VOL_SHIFT 1 /* OUT1L_PGA_VOL - [7:1] */
- #define WM5100_OUT1L_PGA_VOL_WIDTH 7 /* OUT1L_PGA_VOL - [7:1] */
- /*
- * R1041 (0x411) - Out Volume 1R
- */
- #define WM5100_OUT1R_ANC_SRC 0x0800 /* OUT1R_ANC_SRC */
- #define WM5100_OUT1R_ANC_SRC_MASK 0x0800 /* OUT1R_ANC_SRC */
- #define WM5100_OUT1R_ANC_SRC_SHIFT 11 /* OUT1R_ANC_SRC */
- #define WM5100_OUT1R_ANC_SRC_WIDTH 1 /* OUT1R_ANC_SRC */
- #define WM5100_OUT1R_PGA_VOL_MASK 0x00FE /* OUT1R_PGA_VOL - [7:1] */
- #define WM5100_OUT1R_PGA_VOL_SHIFT 1 /* OUT1R_PGA_VOL - [7:1] */
- #define WM5100_OUT1R_PGA_VOL_WIDTH 7 /* OUT1R_PGA_VOL - [7:1] */
- /*
- * R1042 (0x412) - DAC Volume Limit 1L
- */
- #define WM5100_OUT1L_VOL_LIM_MASK 0x00FF /* OUT1L_VOL_LIM - [7:0] */
- #define WM5100_OUT1L_VOL_LIM_SHIFT 0 /* OUT1L_VOL_LIM - [7:0] */
- #define WM5100_OUT1L_VOL_LIM_WIDTH 8 /* OUT1L_VOL_LIM - [7:0] */
- /*
- * R1043 (0x413) - DAC Volume Limit 1R
- */
- #define WM5100_OUT1R_VOL_LIM_MASK 0x00FF /* OUT1R_VOL_LIM - [7:0] */
- #define WM5100_OUT1R_VOL_LIM_SHIFT 0 /* OUT1R_VOL_LIM - [7:0] */
- #define WM5100_OUT1R_VOL_LIM_WIDTH 8 /* OUT1R_VOL_LIM - [7:0] */
- /*
- * R1044 (0x414) - Out Volume 2L
- */
- #define WM5100_OUT2_OSR 0x2000 /* OUT2_OSR */
- #define WM5100_OUT2_OSR_MASK 0x2000 /* OUT2_OSR */
- #define WM5100_OUT2_OSR_SHIFT 13 /* OUT2_OSR */
- #define WM5100_OUT2_OSR_WIDTH 1 /* OUT2_OSR */
- #define WM5100_OUT2_MONO 0x1000 /* OUT2_MONO */
- #define WM5100_OUT2_MONO_MASK 0x1000 /* OUT2_MONO */
- #define WM5100_OUT2_MONO_SHIFT 12 /* OUT2_MONO */
- #define WM5100_OUT2_MONO_WIDTH 1 /* OUT2_MONO */
- #define WM5100_OUT2L_ANC_SRC 0x0800 /* OUT2L_ANC_SRC */
- #define WM5100_OUT2L_ANC_SRC_MASK 0x0800 /* OUT2L_ANC_SRC */
- #define WM5100_OUT2L_ANC_SRC_SHIFT 11 /* OUT2L_ANC_SRC */
- #define WM5100_OUT2L_ANC_SRC_WIDTH 1 /* OUT2L_ANC_SRC */
- #define WM5100_OUT2L_PGA_VOL_MASK 0x00FE /* OUT2L_PGA_VOL - [7:1] */
- #define WM5100_OUT2L_PGA_VOL_SHIFT 1 /* OUT2L_PGA_VOL - [7:1] */
- #define WM5100_OUT2L_PGA_VOL_WIDTH 7 /* OUT2L_PGA_VOL - [7:1] */
- /*
- * R1045 (0x415) - Out Volume 2R
- */
- #define WM5100_OUT2R_ANC_SRC 0x0800 /* OUT2R_ANC_SRC */
- #define WM5100_OUT2R_ANC_SRC_MASK 0x0800 /* OUT2R_ANC_SRC */
- #define WM5100_OUT2R_ANC_SRC_SHIFT 11 /* OUT2R_ANC_SRC */
- #define WM5100_OUT2R_ANC_SRC_WIDTH 1 /* OUT2R_ANC_SRC */
- #define WM5100_OUT2R_PGA_VOL_MASK 0x00FE /* OUT2R_PGA_VOL - [7:1] */
- #define WM5100_OUT2R_PGA_VOL_SHIFT 1 /* OUT2R_PGA_VOL - [7:1] */
- #define WM5100_OUT2R_PGA_VOL_WIDTH 7 /* OUT2R_PGA_VOL - [7:1] */
- /*
- * R1046 (0x416) - DAC Volume Limit 2L
- */
- #define WM5100_OUT2L_VOL_LIM_MASK 0x00FF /* OUT2L_VOL_LIM - [7:0] */
- #define WM5100_OUT2L_VOL_LIM_SHIFT 0 /* OUT2L_VOL_LIM - [7:0] */
- #define WM5100_OUT2L_VOL_LIM_WIDTH 8 /* OUT2L_VOL_LIM - [7:0] */
- /*
- * R1047 (0x417) - DAC Volume Limit 2R
- */
- #define WM5100_OUT2R_VOL_LIM_MASK 0x00FF /* OUT2R_VOL_LIM - [7:0] */
- #define WM5100_OUT2R_VOL_LIM_SHIFT 0 /* OUT2R_VOL_LIM - [7:0] */
- #define WM5100_OUT2R_VOL_LIM_WIDTH 8 /* OUT2R_VOL_LIM - [7:0] */
- /*
- * R1048 (0x418) - Out Volume 3L
- */
- #define WM5100_OUT3_OSR 0x2000 /* OUT3_OSR */
- #define WM5100_OUT3_OSR_MASK 0x2000 /* OUT3_OSR */
- #define WM5100_OUT3_OSR_SHIFT 13 /* OUT3_OSR */
- #define WM5100_OUT3_OSR_WIDTH 1 /* OUT3_OSR */
- #define WM5100_OUT3_MONO 0x1000 /* OUT3_MONO */
- #define WM5100_OUT3_MONO_MASK 0x1000 /* OUT3_MONO */
- #define WM5100_OUT3_MONO_SHIFT 12 /* OUT3_MONO */
- #define WM5100_OUT3_MONO_WIDTH 1 /* OUT3_MONO */
- #define WM5100_OUT3L_ANC_SRC 0x0800 /* OUT3L_ANC_SRC */
- #define WM5100_OUT3L_ANC_SRC_MASK 0x0800 /* OUT3L_ANC_SRC */
- #define WM5100_OUT3L_ANC_SRC_SHIFT 11 /* OUT3L_ANC_SRC */
- #define WM5100_OUT3L_ANC_SRC_WIDTH 1 /* OUT3L_ANC_SRC */
- #define WM5100_OUT3L_PGA_VOL_MASK 0x00FE /* OUT3L_PGA_VOL - [7:1] */
- #define WM5100_OUT3L_PGA_VOL_SHIFT 1 /* OUT3L_PGA_VOL - [7:1] */
- #define WM5100_OUT3L_PGA_VOL_WIDTH 7 /* OUT3L_PGA_VOL - [7:1] */
- /*
- * R1049 (0x419) - Out Volume 3R
- */
- #define WM5100_OUT3R_ANC_SRC 0x0800 /* OUT3R_ANC_SRC */
- #define WM5100_OUT3R_ANC_SRC_MASK 0x0800 /* OUT3R_ANC_SRC */
- #define WM5100_OUT3R_ANC_SRC_SHIFT 11 /* OUT3R_ANC_SRC */
- #define WM5100_OUT3R_ANC_SRC_WIDTH 1 /* OUT3R_ANC_SRC */
- #define WM5100_OUT3R_PGA_VOL_MASK 0x00FE /* OUT3R_PGA_VOL - [7:1] */
- #define WM5100_OUT3R_PGA_VOL_SHIFT 1 /* OUT3R_PGA_VOL - [7:1] */
- #define WM5100_OUT3R_PGA_VOL_WIDTH 7 /* OUT3R_PGA_VOL - [7:1] */
- /*
- * R1050 (0x41A) - DAC Volume Limit 3L
- */
- #define WM5100_OUT3L_VOL_LIM_MASK 0x00FF /* OUT3L_VOL_LIM - [7:0] */
- #define WM5100_OUT3L_VOL_LIM_SHIFT 0 /* OUT3L_VOL_LIM - [7:0] */
- #define WM5100_OUT3L_VOL_LIM_WIDTH 8 /* OUT3L_VOL_LIM - [7:0] */
- /*
- * R1051 (0x41B) - DAC Volume Limit 3R
- */
- #define WM5100_OUT3R_VOL_LIM_MASK 0x00FF /* OUT3R_VOL_LIM - [7:0] */
- #define WM5100_OUT3R_VOL_LIM_SHIFT 0 /* OUT3R_VOL_LIM - [7:0] */
- #define WM5100_OUT3R_VOL_LIM_WIDTH 8 /* OUT3R_VOL_LIM - [7:0] */
- /*
- * R1052 (0x41C) - Out Volume 4L
- */
- #define WM5100_OUT4_OSR 0x2000 /* OUT4_OSR */
- #define WM5100_OUT4_OSR_MASK 0x2000 /* OUT4_OSR */
- #define WM5100_OUT4_OSR_SHIFT 13 /* OUT4_OSR */
- #define WM5100_OUT4_OSR_WIDTH 1 /* OUT4_OSR */
- #define WM5100_OUT4L_ANC_SRC 0x0800 /* OUT4L_ANC_SRC */
- #define WM5100_OUT4L_ANC_SRC_MASK 0x0800 /* OUT4L_ANC_SRC */
- #define WM5100_OUT4L_ANC_SRC_SHIFT 11 /* OUT4L_ANC_SRC */
- #define WM5100_OUT4L_ANC_SRC_WIDTH 1 /* OUT4L_ANC_SRC */
- #define WM5100_OUT4L_VOL_LIM_MASK 0x00FF /* OUT4L_VOL_LIM - [7:0] */
- #define WM5100_OUT4L_VOL_LIM_SHIFT 0 /* OUT4L_VOL_LIM - [7:0] */
- #define WM5100_OUT4L_VOL_LIM_WIDTH 8 /* OUT4L_VOL_LIM - [7:0] */
- /*
- * R1053 (0x41D) - Out Volume 4R
- */
- #define WM5100_OUT4R_ANC_SRC 0x0800 /* OUT4R_ANC_SRC */
- #define WM5100_OUT4R_ANC_SRC_MASK 0x0800 /* OUT4R_ANC_SRC */
- #define WM5100_OUT4R_ANC_SRC_SHIFT 11 /* OUT4R_ANC_SRC */
- #define WM5100_OUT4R_ANC_SRC_WIDTH 1 /* OUT4R_ANC_SRC */
- #define WM5100_OUT4R_VOL_LIM_MASK 0x00FF /* OUT4R_VOL_LIM - [7:0] */
- #define WM5100_OUT4R_VOL_LIM_SHIFT 0 /* OUT4R_VOL_LIM - [7:0] */
- #define WM5100_OUT4R_VOL_LIM_WIDTH 8 /* OUT4R_VOL_LIM - [7:0] */
- /*
- * R1054 (0x41E) - DAC Volume Limit 5L
- */
- #define WM5100_OUT5_OSR 0x2000 /* OUT5_OSR */
- #define WM5100_OUT5_OSR_MASK 0x2000 /* OUT5_OSR */
- #define WM5100_OUT5_OSR_SHIFT 13 /* OUT5_OSR */
- #define WM5100_OUT5_OSR_WIDTH 1 /* OUT5_OSR */
- #define WM5100_OUT5L_ANC_SRC 0x0800 /* OUT5L_ANC_SRC */
- #define WM5100_OUT5L_ANC_SRC_MASK 0x0800 /* OUT5L_ANC_SRC */
- #define WM5100_OUT5L_ANC_SRC_SHIFT 11 /* OUT5L_ANC_SRC */
- #define WM5100_OUT5L_ANC_SRC_WIDTH 1 /* OUT5L_ANC_SRC */
- #define WM5100_OUT5L_VOL_LIM_MASK 0x00FF /* OUT5L_VOL_LIM - [7:0] */
- #define WM5100_OUT5L_VOL_LIM_SHIFT 0 /* OUT5L_VOL_LIM - [7:0] */
- #define WM5100_OUT5L_VOL_LIM_WIDTH 8 /* OUT5L_VOL_LIM - [7:0] */
- /*
- * R1055 (0x41F) - DAC Volume Limit 5R
- */
- #define WM5100_OUT5R_ANC_SRC 0x0800 /* OUT5R_ANC_SRC */
- #define WM5100_OUT5R_ANC_SRC_MASK 0x0800 /* OUT5R_ANC_SRC */
- #define WM5100_OUT5R_ANC_SRC_SHIFT 11 /* OUT5R_ANC_SRC */
- #define WM5100_OUT5R_ANC_SRC_WIDTH 1 /* OUT5R_ANC_SRC */
- #define WM5100_OUT5R_VOL_LIM_MASK 0x00FF /* OUT5R_VOL_LIM - [7:0] */
- #define WM5100_OUT5R_VOL_LIM_SHIFT 0 /* OUT5R_VOL_LIM - [7:0] */
- #define WM5100_OUT5R_VOL_LIM_WIDTH 8 /* OUT5R_VOL_LIM - [7:0] */
- /*
- * R1056 (0x420) - DAC Volume Limit 6L
- */
- #define WM5100_OUT6_OSR 0x2000 /* OUT6_OSR */
- #define WM5100_OUT6_OSR_MASK 0x2000 /* OUT6_OSR */
- #define WM5100_OUT6_OSR_SHIFT 13 /* OUT6_OSR */
- #define WM5100_OUT6_OSR_WIDTH 1 /* OUT6_OSR */
- #define WM5100_OUT6L_ANC_SRC 0x0800 /* OUT6L_ANC_SRC */
- #define WM5100_OUT6L_ANC_SRC_MASK 0x0800 /* OUT6L_ANC_SRC */
- #define WM5100_OUT6L_ANC_SRC_SHIFT 11 /* OUT6L_ANC_SRC */
- #define WM5100_OUT6L_ANC_SRC_WIDTH 1 /* OUT6L_ANC_SRC */
- #define WM5100_OUT6L_VOL_LIM_MASK 0x00FF /* OUT6L_VOL_LIM - [7:0] */
- #define WM5100_OUT6L_VOL_LIM_SHIFT 0 /* OUT6L_VOL_LIM - [7:0] */
- #define WM5100_OUT6L_VOL_LIM_WIDTH 8 /* OUT6L_VOL_LIM - [7:0] */
- /*
- * R1057 (0x421) - DAC Volume Limit 6R
- */
- #define WM5100_OUT6R_ANC_SRC 0x0800 /* OUT6R_ANC_SRC */
- #define WM5100_OUT6R_ANC_SRC_MASK 0x0800 /* OUT6R_ANC_SRC */
- #define WM5100_OUT6R_ANC_SRC_SHIFT 11 /* OUT6R_ANC_SRC */
- #define WM5100_OUT6R_ANC_SRC_WIDTH 1 /* OUT6R_ANC_SRC */
- #define WM5100_OUT6R_VOL_LIM_MASK 0x00FF /* OUT6R_VOL_LIM - [7:0] */
- #define WM5100_OUT6R_VOL_LIM_SHIFT 0 /* OUT6R_VOL_LIM - [7:0] */
- #define WM5100_OUT6R_VOL_LIM_WIDTH 8 /* OUT6R_VOL_LIM - [7:0] */
- /*
- * R1088 (0x440) - DAC AEC Control 1
- */
- #define WM5100_AEC_LOOPBACK_SRC_MASK 0x003C /* AEC_LOOPBACK_SRC - [5:2] */
- #define WM5100_AEC_LOOPBACK_SRC_SHIFT 2 /* AEC_LOOPBACK_SRC - [5:2] */
- #define WM5100_AEC_LOOPBACK_SRC_WIDTH 4 /* AEC_LOOPBACK_SRC - [5:2] */
- #define WM5100_AEC_ENA_STS 0x0002 /* AEC_ENA_STS */
- #define WM5100_AEC_ENA_STS_MASK 0x0002 /* AEC_ENA_STS */
- #define WM5100_AEC_ENA_STS_SHIFT 1 /* AEC_ENA_STS */
- #define WM5100_AEC_ENA_STS_WIDTH 1 /* AEC_ENA_STS */
- #define WM5100_AEC_LOOPBACK_ENA 0x0001 /* AEC_LOOPBACK_ENA */
- #define WM5100_AEC_LOOPBACK_ENA_MASK 0x0001 /* AEC_LOOPBACK_ENA */
- #define WM5100_AEC_LOOPBACK_ENA_SHIFT 0 /* AEC_LOOPBACK_ENA */
- #define WM5100_AEC_LOOPBACK_ENA_WIDTH 1 /* AEC_LOOPBACK_ENA */
- /*
- * R1089 (0x441) - Output Volume Ramp
- */
- #define WM5100_OUT_VD_RAMP_MASK 0x0070 /* OUT_VD_RAMP - [6:4] */
- #define WM5100_OUT_VD_RAMP_SHIFT 4 /* OUT_VD_RAMP - [6:4] */
- #define WM5100_OUT_VD_RAMP_WIDTH 3 /* OUT_VD_RAMP - [6:4] */
- #define WM5100_OUT_VI_RAMP_MASK 0x0007 /* OUT_VI_RAMP - [2:0] */
- #define WM5100_OUT_VI_RAMP_SHIFT 0 /* OUT_VI_RAMP - [2:0] */
- #define WM5100_OUT_VI_RAMP_WIDTH 3 /* OUT_VI_RAMP - [2:0] */
- /*
- * R1152 (0x480) - DAC Digital Volume 1L
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT1L_MUTE 0x0100 /* OUT1L_MUTE */
- #define WM5100_OUT1L_MUTE_MASK 0x0100 /* OUT1L_MUTE */
- #define WM5100_OUT1L_MUTE_SHIFT 8 /* OUT1L_MUTE */
- #define WM5100_OUT1L_MUTE_WIDTH 1 /* OUT1L_MUTE */
- #define WM5100_OUT1L_VOL_MASK 0x00FF /* OUT1L_VOL - [7:0] */
- #define WM5100_OUT1L_VOL_SHIFT 0 /* OUT1L_VOL - [7:0] */
- #define WM5100_OUT1L_VOL_WIDTH 8 /* OUT1L_VOL - [7:0] */
- /*
- * R1153 (0x481) - DAC Digital Volume 1R
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT1R_MUTE 0x0100 /* OUT1R_MUTE */
- #define WM5100_OUT1R_MUTE_MASK 0x0100 /* OUT1R_MUTE */
- #define WM5100_OUT1R_MUTE_SHIFT 8 /* OUT1R_MUTE */
- #define WM5100_OUT1R_MUTE_WIDTH 1 /* OUT1R_MUTE */
- #define WM5100_OUT1R_VOL_MASK 0x00FF /* OUT1R_VOL - [7:0] */
- #define WM5100_OUT1R_VOL_SHIFT 0 /* OUT1R_VOL - [7:0] */
- #define WM5100_OUT1R_VOL_WIDTH 8 /* OUT1R_VOL - [7:0] */
- /*
- * R1154 (0x482) - DAC Digital Volume 2L
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT2L_MUTE 0x0100 /* OUT2L_MUTE */
- #define WM5100_OUT2L_MUTE_MASK 0x0100 /* OUT2L_MUTE */
- #define WM5100_OUT2L_MUTE_SHIFT 8 /* OUT2L_MUTE */
- #define WM5100_OUT2L_MUTE_WIDTH 1 /* OUT2L_MUTE */
- #define WM5100_OUT2L_VOL_MASK 0x00FF /* OUT2L_VOL - [7:0] */
- #define WM5100_OUT2L_VOL_SHIFT 0 /* OUT2L_VOL - [7:0] */
- #define WM5100_OUT2L_VOL_WIDTH 8 /* OUT2L_VOL - [7:0] */
- /*
- * R1155 (0x483) - DAC Digital Volume 2R
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT2R_MUTE 0x0100 /* OUT2R_MUTE */
- #define WM5100_OUT2R_MUTE_MASK 0x0100 /* OUT2R_MUTE */
- #define WM5100_OUT2R_MUTE_SHIFT 8 /* OUT2R_MUTE */
- #define WM5100_OUT2R_MUTE_WIDTH 1 /* OUT2R_MUTE */
- #define WM5100_OUT2R_VOL_MASK 0x00FF /* OUT2R_VOL - [7:0] */
- #define WM5100_OUT2R_VOL_SHIFT 0 /* OUT2R_VOL - [7:0] */
- #define WM5100_OUT2R_VOL_WIDTH 8 /* OUT2R_VOL - [7:0] */
- /*
- * R1156 (0x484) - DAC Digital Volume 3L
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT3L_MUTE 0x0100 /* OUT3L_MUTE */
- #define WM5100_OUT3L_MUTE_MASK 0x0100 /* OUT3L_MUTE */
- #define WM5100_OUT3L_MUTE_SHIFT 8 /* OUT3L_MUTE */
- #define WM5100_OUT3L_MUTE_WIDTH 1 /* OUT3L_MUTE */
- #define WM5100_OUT3L_VOL_MASK 0x00FF /* OUT3L_VOL - [7:0] */
- #define WM5100_OUT3L_VOL_SHIFT 0 /* OUT3L_VOL - [7:0] */
- #define WM5100_OUT3L_VOL_WIDTH 8 /* OUT3L_VOL - [7:0] */
- /*
- * R1157 (0x485) - DAC Digital Volume 3R
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT3R_MUTE 0x0100 /* OUT3R_MUTE */
- #define WM5100_OUT3R_MUTE_MASK 0x0100 /* OUT3R_MUTE */
- #define WM5100_OUT3R_MUTE_SHIFT 8 /* OUT3R_MUTE */
- #define WM5100_OUT3R_MUTE_WIDTH 1 /* OUT3R_MUTE */
- #define WM5100_OUT3R_VOL_MASK 0x00FF /* OUT3R_VOL - [7:0] */
- #define WM5100_OUT3R_VOL_SHIFT 0 /* OUT3R_VOL - [7:0] */
- #define WM5100_OUT3R_VOL_WIDTH 8 /* OUT3R_VOL - [7:0] */
- /*
- * R1158 (0x486) - DAC Digital Volume 4L
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT4L_MUTE 0x0100 /* OUT4L_MUTE */
- #define WM5100_OUT4L_MUTE_MASK 0x0100 /* OUT4L_MUTE */
- #define WM5100_OUT4L_MUTE_SHIFT 8 /* OUT4L_MUTE */
- #define WM5100_OUT4L_MUTE_WIDTH 1 /* OUT4L_MUTE */
- #define WM5100_OUT4L_VOL_MASK 0x00FF /* OUT4L_VOL - [7:0] */
- #define WM5100_OUT4L_VOL_SHIFT 0 /* OUT4L_VOL - [7:0] */
- #define WM5100_OUT4L_VOL_WIDTH 8 /* OUT4L_VOL - [7:0] */
- /*
- * R1159 (0x487) - DAC Digital Volume 4R
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT4R_MUTE 0x0100 /* OUT4R_MUTE */
- #define WM5100_OUT4R_MUTE_MASK 0x0100 /* OUT4R_MUTE */
- #define WM5100_OUT4R_MUTE_SHIFT 8 /* OUT4R_MUTE */
- #define WM5100_OUT4R_MUTE_WIDTH 1 /* OUT4R_MUTE */
- #define WM5100_OUT4R_VOL_MASK 0x00FF /* OUT4R_VOL - [7:0] */
- #define WM5100_OUT4R_VOL_SHIFT 0 /* OUT4R_VOL - [7:0] */
- #define WM5100_OUT4R_VOL_WIDTH 8 /* OUT4R_VOL - [7:0] */
- /*
- * R1160 (0x488) - DAC Digital Volume 5L
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT5L_MUTE 0x0100 /* OUT5L_MUTE */
- #define WM5100_OUT5L_MUTE_MASK 0x0100 /* OUT5L_MUTE */
- #define WM5100_OUT5L_MUTE_SHIFT 8 /* OUT5L_MUTE */
- #define WM5100_OUT5L_MUTE_WIDTH 1 /* OUT5L_MUTE */
- #define WM5100_OUT5L_VOL_MASK 0x00FF /* OUT5L_VOL - [7:0] */
- #define WM5100_OUT5L_VOL_SHIFT 0 /* OUT5L_VOL - [7:0] */
- #define WM5100_OUT5L_VOL_WIDTH 8 /* OUT5L_VOL - [7:0] */
- /*
- * R1161 (0x489) - DAC Digital Volume 5R
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT5R_MUTE 0x0100 /* OUT5R_MUTE */
- #define WM5100_OUT5R_MUTE_MASK 0x0100 /* OUT5R_MUTE */
- #define WM5100_OUT5R_MUTE_SHIFT 8 /* OUT5R_MUTE */
- #define WM5100_OUT5R_MUTE_WIDTH 1 /* OUT5R_MUTE */
- #define WM5100_OUT5R_VOL_MASK 0x00FF /* OUT5R_VOL - [7:0] */
- #define WM5100_OUT5R_VOL_SHIFT 0 /* OUT5R_VOL - [7:0] */
- #define WM5100_OUT5R_VOL_WIDTH 8 /* OUT5R_VOL - [7:0] */
- /*
- * R1162 (0x48A) - DAC Digital Volume 6L
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT6L_MUTE 0x0100 /* OUT6L_MUTE */
- #define WM5100_OUT6L_MUTE_MASK 0x0100 /* OUT6L_MUTE */
- #define WM5100_OUT6L_MUTE_SHIFT 8 /* OUT6L_MUTE */
- #define WM5100_OUT6L_MUTE_WIDTH 1 /* OUT6L_MUTE */
- #define WM5100_OUT6L_VOL_MASK 0x00FF /* OUT6L_VOL - [7:0] */
- #define WM5100_OUT6L_VOL_SHIFT 0 /* OUT6L_VOL - [7:0] */
- #define WM5100_OUT6L_VOL_WIDTH 8 /* OUT6L_VOL - [7:0] */
- /*
- * R1163 (0x48B) - DAC Digital Volume 6R
- */
- #define WM5100_OUT_VU 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_MASK 0x0200 /* OUT_VU */
- #define WM5100_OUT_VU_SHIFT 9 /* OUT_VU */
- #define WM5100_OUT_VU_WIDTH 1 /* OUT_VU */
- #define WM5100_OUT6R_MUTE 0x0100 /* OUT6R_MUTE */
- #define WM5100_OUT6R_MUTE_MASK 0x0100 /* OUT6R_MUTE */
- #define WM5100_OUT6R_MUTE_SHIFT 8 /* OUT6R_MUTE */
- #define WM5100_OUT6R_MUTE_WIDTH 1 /* OUT6R_MUTE */
- #define WM5100_OUT6R_VOL_MASK 0x00FF /* OUT6R_VOL - [7:0] */
- #define WM5100_OUT6R_VOL_SHIFT 0 /* OUT6R_VOL - [7:0] */
- #define WM5100_OUT6R_VOL_WIDTH 8 /* OUT6R_VOL - [7:0] */
- /*
- * R1216 (0x4C0) - PDM SPK1 CTRL 1
- */
- #define WM5100_SPK1R_MUTE 0x2000 /* SPK1R_MUTE */
- #define WM5100_SPK1R_MUTE_MASK 0x2000 /* SPK1R_MUTE */
- #define WM5100_SPK1R_MUTE_SHIFT 13 /* SPK1R_MUTE */
- #define WM5100_SPK1R_MUTE_WIDTH 1 /* SPK1R_MUTE */
- #define WM5100_SPK1L_MUTE 0x1000 /* SPK1L_MUTE */
- #define WM5100_SPK1L_MUTE_MASK 0x1000 /* SPK1L_MUTE */
- #define WM5100_SPK1L_MUTE_SHIFT 12 /* SPK1L_MUTE */
- #define WM5100_SPK1L_MUTE_WIDTH 1 /* SPK1L_MUTE */
- #define WM5100_SPK1_MUTE_ENDIAN 0x0100 /* SPK1_MUTE_ENDIAN */
- #define WM5100_SPK1_MUTE_ENDIAN_MASK 0x0100 /* SPK1_MUTE_ENDIAN */
- #define WM5100_SPK1_MUTE_ENDIAN_SHIFT 8 /* SPK1_MUTE_ENDIAN */
- #define WM5100_SPK1_MUTE_ENDIAN_WIDTH 1 /* SPK1_MUTE_ENDIAN */
- #define WM5100_SPK1_MUTE_SEQ1_MASK 0x00FF /* SPK1_MUTE_SEQ1 - [7:0] */
- #define WM5100_SPK1_MUTE_SEQ1_SHIFT 0 /* SPK1_MUTE_SEQ1 - [7:0] */
- #define WM5100_SPK1_MUTE_SEQ1_WIDTH 8 /* SPK1_MUTE_SEQ1 - [7:0] */
- /*
- * R1217 (0x4C1) - PDM SPK1 CTRL 2
- */
- #define WM5100_SPK1_FMT 0x0001 /* SPK1_FMT */
- #define WM5100_SPK1_FMT_MASK 0x0001 /* SPK1_FMT */
- #define WM5100_SPK1_FMT_SHIFT 0 /* SPK1_FMT */
- #define WM5100_SPK1_FMT_WIDTH 1 /* SPK1_FMT */
- /*
- * R1218 (0x4C2) - PDM SPK2 CTRL 1
- */
- #define WM5100_SPK2R_MUTE 0x2000 /* SPK2R_MUTE */
- #define WM5100_SPK2R_MUTE_MASK 0x2000 /* SPK2R_MUTE */
- #define WM5100_SPK2R_MUTE_SHIFT 13 /* SPK2R_MUTE */
- #define WM5100_SPK2R_MUTE_WIDTH 1 /* SPK2R_MUTE */
- #define WM5100_SPK2L_MUTE 0x1000 /* SPK2L_MUTE */
- #define WM5100_SPK2L_MUTE_MASK 0x1000 /* SPK2L_MUTE */
- #define WM5100_SPK2L_MUTE_SHIFT 12 /* SPK2L_MUTE */
- #define WM5100_SPK2L_MUTE_WIDTH 1 /* SPK2L_MUTE */
- #define WM5100_SPK2_MUTE_ENDIAN 0x0100 /* SPK2_MUTE_ENDIAN */
- #define WM5100_SPK2_MUTE_ENDIAN_MASK 0x0100 /* SPK2_MUTE_ENDIAN */
- #define WM5100_SPK2_MUTE_ENDIAN_SHIFT 8 /* SPK2_MUTE_ENDIAN */
- #define WM5100_SPK2_MUTE_ENDIAN_WIDTH 1 /* SPK2_MUTE_ENDIAN */
- #define WM5100_SPK2_MUTE_SEQ1_MASK 0x00FF /* SPK2_MUTE_SEQ1 - [7:0] */
- #define WM5100_SPK2_MUTE_SEQ1_SHIFT 0 /* SPK2_MUTE_SEQ1 - [7:0] */
- #define WM5100_SPK2_MUTE_SEQ1_WIDTH 8 /* SPK2_MUTE_SEQ1 - [7:0] */
- /*
- * R1219 (0x4C3) - PDM SPK2 CTRL 2
- */
- #define WM5100_SPK2_FMT 0x0001 /* SPK2_FMT */
- #define WM5100_SPK2_FMT_MASK 0x0001 /* SPK2_FMT */
- #define WM5100_SPK2_FMT_SHIFT 0 /* SPK2_FMT */
- #define WM5100_SPK2_FMT_WIDTH 1 /* SPK2_FMT */
- /*
- * R1280 (0x500) - Audio IF 1_1
- */
- #define WM5100_AIF1_BCLK_INV 0x0080 /* AIF1_BCLK_INV */
- #define WM5100_AIF1_BCLK_INV_MASK 0x0080 /* AIF1_BCLK_INV */
- #define WM5100_AIF1_BCLK_INV_SHIFT 7 /* AIF1_BCLK_INV */
- #define WM5100_AIF1_BCLK_INV_WIDTH 1 /* AIF1_BCLK_INV */
- #define WM5100_AIF1_BCLK_FRC 0x0040 /* AIF1_BCLK_FRC */
- #define WM5100_AIF1_BCLK_FRC_MASK 0x0040 /* AIF1_BCLK_FRC */
- #define WM5100_AIF1_BCLK_FRC_SHIFT 6 /* AIF1_BCLK_FRC */
- #define WM5100_AIF1_BCLK_FRC_WIDTH 1 /* AIF1_BCLK_FRC */
- #define WM5100_AIF1_BCLK_MSTR 0x0020 /* AIF1_BCLK_MSTR */
- #define WM5100_AIF1_BCLK_MSTR_MASK 0x0020 /* AIF1_BCLK_MSTR */
- #define WM5100_AIF1_BCLK_MSTR_SHIFT 5 /* AIF1_BCLK_MSTR */
- #define WM5100_AIF1_BCLK_MSTR_WIDTH 1 /* AIF1_BCLK_MSTR */
- #define WM5100_AIF1_BCLK_FREQ_MASK 0x001F /* AIF1_BCLK_FREQ - [4:0] */
- #define WM5100_AIF1_BCLK_FREQ_SHIFT 0 /* AIF1_BCLK_FREQ - [4:0] */
- #define WM5100_AIF1_BCLK_FREQ_WIDTH 5 /* AIF1_BCLK_FREQ - [4:0] */
- /*
- * R1281 (0x501) - Audio IF 1_2
- */
- #define WM5100_AIF1TX_DAT_TRI 0x0020 /* AIF1TX_DAT_TRI */
- #define WM5100_AIF1TX_DAT_TRI_MASK 0x0020 /* AIF1TX_DAT_TRI */
- #define WM5100_AIF1TX_DAT_TRI_SHIFT 5 /* AIF1TX_DAT_TRI */
- #define WM5100_AIF1TX_DAT_TRI_WIDTH 1 /* AIF1TX_DAT_TRI */
- #define WM5100_AIF1TX_LRCLK_SRC 0x0008 /* AIF1TX_LRCLK_SRC */
- #define WM5100_AIF1TX_LRCLK_SRC_MASK 0x0008 /* AIF1TX_LRCLK_SRC */
- #define WM5100_AIF1TX_LRCLK_SRC_SHIFT 3 /* AIF1TX_LRCLK_SRC */
- #define WM5100_AIF1TX_LRCLK_SRC_WIDTH 1 /* AIF1TX_LRCLK_SRC */
- #define WM5100_AIF1TX_LRCLK_INV 0x0004 /* AIF1TX_LRCLK_INV */
- #define WM5100_AIF1TX_LRCLK_INV_MASK 0x0004 /* AIF1TX_LRCLK_INV */
- #define WM5100_AIF1TX_LRCLK_INV_SHIFT 2 /* AIF1TX_LRCLK_INV */
- #define WM5100_AIF1TX_LRCLK_INV_WIDTH 1 /* AIF1TX_LRCLK_INV */
- #define WM5100_AIF1TX_LRCLK_FRC 0x0002 /* AIF1TX_LRCLK_FRC */
- #define WM5100_AIF1TX_LRCLK_FRC_MASK 0x0002 /* AIF1TX_LRCLK_FRC */
- #define WM5100_AIF1TX_LRCLK_FRC_SHIFT 1 /* AIF1TX_LRCLK_FRC */
- #define WM5100_AIF1TX_LRCLK_FRC_WIDTH 1 /* AIF1TX_LRCLK_FRC */
- #define WM5100_AIF1TX_LRCLK_MSTR 0x0001 /* AIF1TX_LRCLK_MSTR */
- #define WM5100_AIF1TX_LRCLK_MSTR_MASK 0x0001 /* AIF1TX_LRCLK_MSTR */
- #define WM5100_AIF1TX_LRCLK_MSTR_SHIFT 0 /* AIF1TX_LRCLK_MSTR */
- #define WM5100_AIF1TX_LRCLK_MSTR_WIDTH 1 /* AIF1TX_LRCLK_MSTR */
- /*
- * R1282 (0x502) - Audio IF 1_3
- */
- #define WM5100_AIF1RX_LRCLK_INV 0x0004 /* AIF1RX_LRCLK_INV */
- #define WM5100_AIF1RX_LRCLK_INV_MASK 0x0004 /* AIF1RX_LRCLK_INV */
- #define WM5100_AIF1RX_LRCLK_INV_SHIFT 2 /* AIF1RX_LRCLK_INV */
- #define WM5100_AIF1RX_LRCLK_INV_WIDTH 1 /* AIF1RX_LRCLK_INV */
- #define WM5100_AIF1RX_LRCLK_FRC 0x0002 /* AIF1RX_LRCLK_FRC */
- #define WM5100_AIF1RX_LRCLK_FRC_MASK 0x0002 /* AIF1RX_LRCLK_FRC */
- #define WM5100_AIF1RX_LRCLK_FRC_SHIFT 1 /* AIF1RX_LRCLK_FRC */
- #define WM5100_AIF1RX_LRCLK_FRC_WIDTH 1 /* AIF1RX_LRCLK_FRC */
- #define WM5100_AIF1RX_LRCLK_MSTR 0x0001 /* AIF1RX_LRCLK_MSTR */
- #define WM5100_AIF1RX_LRCLK_MSTR_MASK 0x0001 /* AIF1RX_LRCLK_MSTR */
- #define WM5100_AIF1RX_LRCLK_MSTR_SHIFT 0 /* AIF1RX_LRCLK_MSTR */
- #define WM5100_AIF1RX_LRCLK_MSTR_WIDTH 1 /* AIF1RX_LRCLK_MSTR */
- /*
- * R1283 (0x503) - Audio IF 1_4
- */
- #define WM5100_AIF1_TRI 0x0040 /* AIF1_TRI */
- #define WM5100_AIF1_TRI_MASK 0x0040 /* AIF1_TRI */
- #define WM5100_AIF1_TRI_SHIFT 6 /* AIF1_TRI */
- #define WM5100_AIF1_TRI_WIDTH 1 /* AIF1_TRI */
- #define WM5100_AIF1_RATE_MASK 0x0003 /* AIF1_RATE - [1:0] */
- #define WM5100_AIF1_RATE_SHIFT 0 /* AIF1_RATE - [1:0] */
- #define WM5100_AIF1_RATE_WIDTH 2 /* AIF1_RATE - [1:0] */
- /*
- * R1284 (0x504) - Audio IF 1_5
- */
- #define WM5100_AIF1_FMT_MASK 0x0007 /* AIF1_FMT - [2:0] */
- #define WM5100_AIF1_FMT_SHIFT 0 /* AIF1_FMT - [2:0] */
- #define WM5100_AIF1_FMT_WIDTH 3 /* AIF1_FMT - [2:0] */
- /*
- * R1285 (0x505) - Audio IF 1_6
- */
- #define WM5100_AIF1TX_BCPF_MASK 0x1FFF /* AIF1TX_BCPF - [12:0] */
- #define WM5100_AIF1TX_BCPF_SHIFT 0 /* AIF1TX_BCPF - [12:0] */
- #define WM5100_AIF1TX_BCPF_WIDTH 13 /* AIF1TX_BCPF - [12:0] */
- /*
- * R1286 (0x506) - Audio IF 1_7
- */
- #define WM5100_AIF1RX_BCPF_MASK 0x1FFF /* AIF1RX_BCPF - [12:0] */
- #define WM5100_AIF1RX_BCPF_SHIFT 0 /* AIF1RX_BCPF - [12:0] */
- #define WM5100_AIF1RX_BCPF_WIDTH 13 /* AIF1RX_BCPF - [12:0] */
- /*
- * R1287 (0x507) - Audio IF 1_8
- */
- #define WM5100_AIF1TX_WL_MASK 0x3F00 /* AIF1TX_WL - [13:8] */
- #define WM5100_AIF1TX_WL_SHIFT 8 /* AIF1TX_WL - [13:8] */
- #define WM5100_AIF1TX_WL_WIDTH 6 /* AIF1TX_WL - [13:8] */
- #define WM5100_AIF1TX_SLOT_LEN_MASK 0x00FF /* AIF1TX_SLOT_LEN - [7:0] */
- #define WM5100_AIF1TX_SLOT_LEN_SHIFT 0 /* AIF1TX_SLOT_LEN - [7:0] */
- #define WM5100_AIF1TX_SLOT_LEN_WIDTH 8 /* AIF1TX_SLOT_LEN - [7:0] */
- /*
- * R1288 (0x508) - Audio IF 1_9
- */
- #define WM5100_AIF1RX_WL_MASK 0x3F00 /* AIF1RX_WL - [13:8] */
- #define WM5100_AIF1RX_WL_SHIFT 8 /* AIF1RX_WL - [13:8] */
- #define WM5100_AIF1RX_WL_WIDTH 6 /* AIF1RX_WL - [13:8] */
- #define WM5100_AIF1RX_SLOT_LEN_MASK 0x00FF /* AIF1RX_SLOT_LEN - [7:0] */
- #define WM5100_AIF1RX_SLOT_LEN_SHIFT 0 /* AIF1RX_SLOT_LEN - [7:0] */
- #define WM5100_AIF1RX_SLOT_LEN_WIDTH 8 /* AIF1RX_SLOT_LEN - [7:0] */
- /*
- * R1289 (0x509) - Audio IF 1_10
- */
- #define WM5100_AIF1TX1_SLOT_MASK 0x003F /* AIF1TX1_SLOT - [5:0] */
- #define WM5100_AIF1TX1_SLOT_SHIFT 0 /* AIF1TX1_SLOT - [5:0] */
- #define WM5100_AIF1TX1_SLOT_WIDTH 6 /* AIF1TX1_SLOT - [5:0] */
- /*
- * R1290 (0x50A) - Audio IF 1_11
- */
- #define WM5100_AIF1TX2_SLOT_MASK 0x003F /* AIF1TX2_SLOT - [5:0] */
- #define WM5100_AIF1TX2_SLOT_SHIFT 0 /* AIF1TX2_SLOT - [5:0] */
- #define WM5100_AIF1TX2_SLOT_WIDTH 6 /* AIF1TX2_SLOT - [5:0] */
- /*
- * R1291 (0x50B) - Audio IF 1_12
- */
- #define WM5100_AIF1TX3_SLOT_MASK 0x003F /* AIF1TX3_SLOT - [5:0] */
- #define WM5100_AIF1TX3_SLOT_SHIFT 0 /* AIF1TX3_SLOT - [5:0] */
- #define WM5100_AIF1TX3_SLOT_WIDTH 6 /* AIF1TX3_SLOT - [5:0] */
- /*
- * R1292 (0x50C) - Audio IF 1_13
- */
- #define WM5100_AIF1TX4_SLOT_MASK 0x003F /* AIF1TX4_SLOT - [5:0] */
- #define WM5100_AIF1TX4_SLOT_SHIFT 0 /* AIF1TX4_SLOT - [5:0] */
- #define WM5100_AIF1TX4_SLOT_WIDTH 6 /* AIF1TX4_SLOT - [5:0] */
- /*
- * R1293 (0x50D) - Audio IF 1_14
- */
- #define WM5100_AIF1TX5_SLOT_MASK 0x003F /* AIF1TX5_SLOT - [5:0] */
- #define WM5100_AIF1TX5_SLOT_SHIFT 0 /* AIF1TX5_SLOT - [5:0] */
- #define WM5100_AIF1TX5_SLOT_WIDTH 6 /* AIF1TX5_SLOT - [5:0] */
- /*
- * R1294 (0x50E) - Audio IF 1_15
- */
- #define WM5100_AIF1TX6_SLOT_MASK 0x003F /* AIF1TX6_SLOT - [5:0] */
- #define WM5100_AIF1TX6_SLOT_SHIFT 0 /* AIF1TX6_SLOT - [5:0] */
- #define WM5100_AIF1TX6_SLOT_WIDTH 6 /* AIF1TX6_SLOT - [5:0] */
- /*
- * R1295 (0x50F) - Audio IF 1_16
- */
- #define WM5100_AIF1TX7_SLOT_MASK 0x003F /* AIF1TX7_SLOT - [5:0] */
- #define WM5100_AIF1TX7_SLOT_SHIFT 0 /* AIF1TX7_SLOT - [5:0] */
- #define WM5100_AIF1TX7_SLOT_WIDTH 6 /* AIF1TX7_SLOT - [5:0] */
- /*
- * R1296 (0x510) - Audio IF 1_17
- */
- #define WM5100_AIF1TX8_SLOT_MASK 0x003F /* AIF1TX8_SLOT - [5:0] */
- #define WM5100_AIF1TX8_SLOT_SHIFT 0 /* AIF1TX8_SLOT - [5:0] */
- #define WM5100_AIF1TX8_SLOT_WIDTH 6 /* AIF1TX8_SLOT - [5:0] */
- /*
- * R1297 (0x511) - Audio IF 1_18
- */
- #define WM5100_AIF1RX1_SLOT_MASK 0x003F /* AIF1RX1_SLOT - [5:0] */
- #define WM5100_AIF1RX1_SLOT_SHIFT 0 /* AIF1RX1_SLOT - [5:0] */
- #define WM5100_AIF1RX1_SLOT_WIDTH 6 /* AIF1RX1_SLOT - [5:0] */
- /*
- * R1298 (0x512) - Audio IF 1_19
- */
- #define WM5100_AIF1RX2_SLOT_MASK 0x003F /* AIF1RX2_SLOT - [5:0] */
- #define WM5100_AIF1RX2_SLOT_SHIFT 0 /* AIF1RX2_SLOT - [5:0] */
- #define WM5100_AIF1RX2_SLOT_WIDTH 6 /* AIF1RX2_SLOT - [5:0] */
- /*
- * R1299 (0x513) - Audio IF 1_20
- */
- #define WM5100_AIF1RX3_SLOT_MASK 0x003F /* AIF1RX3_SLOT - [5:0] */
- #define WM5100_AIF1RX3_SLOT_SHIFT 0 /* AIF1RX3_SLOT - [5:0] */
- #define WM5100_AIF1RX3_SLOT_WIDTH 6 /* AIF1RX3_SLOT - [5:0] */
- /*
- * R1300 (0x514) - Audio IF 1_21
- */
- #define WM5100_AIF1RX4_SLOT_MASK 0x003F /* AIF1RX4_SLOT - [5:0] */
- #define WM5100_AIF1RX4_SLOT_SHIFT 0 /* AIF1RX4_SLOT - [5:0] */
- #define WM5100_AIF1RX4_SLOT_WIDTH 6 /* AIF1RX4_SLOT - [5:0] */
- /*
- * R1301 (0x515) - Audio IF 1_22
- */
- #define WM5100_AIF1RX5_SLOT_MASK 0x003F /* AIF1RX5_SLOT - [5:0] */
- #define WM5100_AIF1RX5_SLOT_SHIFT 0 /* AIF1RX5_SLOT - [5:0] */
- #define WM5100_AIF1RX5_SLOT_WIDTH 6 /* AIF1RX5_SLOT - [5:0] */
- /*
- * R1302 (0x516) - Audio IF 1_23
- */
- #define WM5100_AIF1RX6_SLOT_MASK 0x003F /* AIF1RX6_SLOT - [5:0] */
- #define WM5100_AIF1RX6_SLOT_SHIFT 0 /* AIF1RX6_SLOT - [5:0] */
- #define WM5100_AIF1RX6_SLOT_WIDTH 6 /* AIF1RX6_SLOT - [5:0] */
- /*
- * R1303 (0x517) - Audio IF 1_24
- */
- #define WM5100_AIF1RX7_SLOT_MASK 0x003F /* AIF1RX7_SLOT - [5:0] */
- #define WM5100_AIF1RX7_SLOT_SHIFT 0 /* AIF1RX7_SLOT - [5:0] */
- #define WM5100_AIF1RX7_SLOT_WIDTH 6 /* AIF1RX7_SLOT - [5:0] */
- /*
- * R1304 (0x518) - Audio IF 1_25
- */
- #define WM5100_AIF1RX8_SLOT_MASK 0x003F /* AIF1RX8_SLOT - [5:0] */
- #define WM5100_AIF1RX8_SLOT_SHIFT 0 /* AIF1RX8_SLOT - [5:0] */
- #define WM5100_AIF1RX8_SLOT_WIDTH 6 /* AIF1RX8_SLOT - [5:0] */
- /*
- * R1305 (0x519) - Audio IF 1_26
- */
- #define WM5100_AIF1TX8_ENA 0x0080 /* AIF1TX8_ENA */
- #define WM5100_AIF1TX8_ENA_MASK 0x0080 /* AIF1TX8_ENA */
- #define WM5100_AIF1TX8_ENA_SHIFT 7 /* AIF1TX8_ENA */
- #define WM5100_AIF1TX8_ENA_WIDTH 1 /* AIF1TX8_ENA */
- #define WM5100_AIF1TX7_ENA 0x0040 /* AIF1TX7_ENA */
- #define WM5100_AIF1TX7_ENA_MASK 0x0040 /* AIF1TX7_ENA */
- #define WM5100_AIF1TX7_ENA_SHIFT 6 /* AIF1TX7_ENA */
- #define WM5100_AIF1TX7_ENA_WIDTH 1 /* AIF1TX7_ENA */
- #define WM5100_AIF1TX6_ENA 0x0020 /* AIF1TX6_ENA */
- #define WM5100_AIF1TX6_ENA_MASK 0x0020 /* AIF1TX6_ENA */
- #define WM5100_AIF1TX6_ENA_SHIFT 5 /* AIF1TX6_ENA */
- #define WM5100_AIF1TX6_ENA_WIDTH 1 /* AIF1TX6_ENA */
- #define WM5100_AIF1TX5_ENA 0x0010 /* AIF1TX5_ENA */
- #define WM5100_AIF1TX5_ENA_MASK 0x0010 /* AIF1TX5_ENA */
- #define WM5100_AIF1TX5_ENA_SHIFT 4 /* AIF1TX5_ENA */
- #define WM5100_AIF1TX5_ENA_WIDTH 1 /* AIF1TX5_ENA */
- #define WM5100_AIF1TX4_ENA 0x0008 /* AIF1TX4_ENA */
- #define WM5100_AIF1TX4_ENA_MASK 0x0008 /* AIF1TX4_ENA */
- #define WM5100_AIF1TX4_ENA_SHIFT 3 /* AIF1TX4_ENA */
- #define WM5100_AIF1TX4_ENA_WIDTH 1 /* AIF1TX4_ENA */
- #define WM5100_AIF1TX3_ENA 0x0004 /* AIF1TX3_ENA */
- #define WM5100_AIF1TX3_ENA_MASK 0x0004 /* AIF1TX3_ENA */
- #define WM5100_AIF1TX3_ENA_SHIFT 2 /* AIF1TX3_ENA */
- #define WM5100_AIF1TX3_ENA_WIDTH 1 /* AIF1TX3_ENA */
- #define WM5100_AIF1TX2_ENA 0x0002 /* AIF1TX2_ENA */
- #define WM5100_AIF1TX2_ENA_MASK 0x0002 /* AIF1TX2_ENA */
- #define WM5100_AIF1TX2_ENA_SHIFT 1 /* AIF1TX2_ENA */
- #define WM5100_AIF1TX2_ENA_WIDTH 1 /* AIF1TX2_ENA */
- #define WM5100_AIF1TX1_ENA 0x0001 /* AIF1TX1_ENA */
- #define WM5100_AIF1TX1_ENA_MASK 0x0001 /* AIF1TX1_ENA */
- #define WM5100_AIF1TX1_ENA_SHIFT 0 /* AIF1TX1_ENA */
- #define WM5100_AIF1TX1_ENA_WIDTH 1 /* AIF1TX1_ENA */
- /*
- * R1306 (0x51A) - Audio IF 1_27
- */
- #define WM5100_AIF1RX8_ENA 0x0080 /* AIF1RX8_ENA */
- #define WM5100_AIF1RX8_ENA_MASK 0x0080 /* AIF1RX8_ENA */
- #define WM5100_AIF1RX8_ENA_SHIFT 7 /* AIF1RX8_ENA */
- #define WM5100_AIF1RX8_ENA_WIDTH 1 /* AIF1RX8_ENA */
- #define WM5100_AIF1RX7_ENA 0x0040 /* AIF1RX7_ENA */
- #define WM5100_AIF1RX7_ENA_MASK 0x0040 /* AIF1RX7_ENA */
- #define WM5100_AIF1RX7_ENA_SHIFT 6 /* AIF1RX7_ENA */
- #define WM5100_AIF1RX7_ENA_WIDTH 1 /* AIF1RX7_ENA */
- #define WM5100_AIF1RX6_ENA 0x0020 /* AIF1RX6_ENA */
- #define WM5100_AIF1RX6_ENA_MASK 0x0020 /* AIF1RX6_ENA */
- #define WM5100_AIF1RX6_ENA_SHIFT 5 /* AIF1RX6_ENA */
- #define WM5100_AIF1RX6_ENA_WIDTH 1 /* AIF1RX6_ENA */
- #define WM5100_AIF1RX5_ENA 0x0010 /* AIF1RX5_ENA */
- #define WM5100_AIF1RX5_ENA_MASK 0x0010 /* AIF1RX5_ENA */
- #define WM5100_AIF1RX5_ENA_SHIFT 4 /* AIF1RX5_ENA */
- #define WM5100_AIF1RX5_ENA_WIDTH 1 /* AIF1RX5_ENA */
- #define WM5100_AIF1RX4_ENA 0x0008 /* AIF1RX4_ENA */
- #define WM5100_AIF1RX4_ENA_MASK 0x0008 /* AIF1RX4_ENA */
- #define WM5100_AIF1RX4_ENA_SHIFT 3 /* AIF1RX4_ENA */
- #define WM5100_AIF1RX4_ENA_WIDTH 1 /* AIF1RX4_ENA */
- #define WM5100_AIF1RX3_ENA 0x0004 /* AIF1RX3_ENA */
- #define WM5100_AIF1RX3_ENA_MASK 0x0004 /* AIF1RX3_ENA */
- #define WM5100_AIF1RX3_ENA_SHIFT 2 /* AIF1RX3_ENA */
- #define WM5100_AIF1RX3_ENA_WIDTH 1 /* AIF1RX3_ENA */
- #define WM5100_AIF1RX2_ENA 0x0002 /* AIF1RX2_ENA */
- #define WM5100_AIF1RX2_ENA_MASK 0x0002 /* AIF1RX2_ENA */
- #define WM5100_AIF1RX2_ENA_SHIFT 1 /* AIF1RX2_ENA */
- #define WM5100_AIF1RX2_ENA_WIDTH 1 /* AIF1RX2_ENA */
- #define WM5100_AIF1RX1_ENA 0x0001 /* AIF1RX1_ENA */
- #define WM5100_AIF1RX1_ENA_MASK 0x0001 /* AIF1RX1_ENA */
- #define WM5100_AIF1RX1_ENA_SHIFT 0 /* AIF1RX1_ENA */
- #define WM5100_AIF1RX1_ENA_WIDTH 1 /* AIF1RX1_ENA */
- /*
- * R1344 (0x540) - Audio IF 2_1
- */
- #define WM5100_AIF2_BCLK_INV 0x0080 /* AIF2_BCLK_INV */
- #define WM5100_AIF2_BCLK_INV_MASK 0x0080 /* AIF2_BCLK_INV */
- #define WM5100_AIF2_BCLK_INV_SHIFT 7 /* AIF2_BCLK_INV */
- #define WM5100_AIF2_BCLK_INV_WIDTH 1 /* AIF2_BCLK_INV */
- #define WM5100_AIF2_BCLK_FRC 0x0040 /* AIF2_BCLK_FRC */
- #define WM5100_AIF2_BCLK_FRC_MASK 0x0040 /* AIF2_BCLK_FRC */
- #define WM5100_AIF2_BCLK_FRC_SHIFT 6 /* AIF2_BCLK_FRC */
- #define WM5100_AIF2_BCLK_FRC_WIDTH 1 /* AIF2_BCLK_FRC */
- #define WM5100_AIF2_BCLK_MSTR 0x0020 /* AIF2_BCLK_MSTR */
- #define WM5100_AIF2_BCLK_MSTR_MASK 0x0020 /* AIF2_BCLK_MSTR */
- #define WM5100_AIF2_BCLK_MSTR_SHIFT 5 /* AIF2_BCLK_MSTR */
- #define WM5100_AIF2_BCLK_MSTR_WIDTH 1 /* AIF2_BCLK_MSTR */
- #define WM5100_AIF2_BCLK_FREQ_MASK 0x001F /* AIF2_BCLK_FREQ - [4:0] */
- #define WM5100_AIF2_BCLK_FREQ_SHIFT 0 /* AIF2_BCLK_FREQ - [4:0] */
- #define WM5100_AIF2_BCLK_FREQ_WIDTH 5 /* AIF2_BCLK_FREQ - [4:0] */
- /*
- * R1345 (0x541) - Audio IF 2_2
- */
- #define WM5100_AIF2TX_DAT_TRI 0x0020 /* AIF2TX_DAT_TRI */
- #define WM5100_AIF2TX_DAT_TRI_MASK 0x0020 /* AIF2TX_DAT_TRI */
- #define WM5100_AIF2TX_DAT_TRI_SHIFT 5 /* AIF2TX_DAT_TRI */
- #define WM5100_AIF2TX_DAT_TRI_WIDTH 1 /* AIF2TX_DAT_TRI */
- #define WM5100_AIF2TX_LRCLK_SRC 0x0008 /* AIF2TX_LRCLK_SRC */
- #define WM5100_AIF2TX_LRCLK_SRC_MASK 0x0008 /* AIF2TX_LRCLK_SRC */
- #define WM5100_AIF2TX_LRCLK_SRC_SHIFT 3 /* AIF2TX_LRCLK_SRC */
- #define WM5100_AIF2TX_LRCLK_SRC_WIDTH 1 /* AIF2TX_LRCLK_SRC */
- #define WM5100_AIF2TX_LRCLK_INV 0x0004 /* AIF2TX_LRCLK_INV */
- #define WM5100_AIF2TX_LRCLK_INV_MASK 0x0004 /* AIF2TX_LRCLK_INV */
- #define WM5100_AIF2TX_LRCLK_INV_SHIFT 2 /* AIF2TX_LRCLK_INV */
- #define WM5100_AIF2TX_LRCLK_INV_WIDTH 1 /* AIF2TX_LRCLK_INV */
- #define WM5100_AIF2TX_LRCLK_FRC 0x0002 /* AIF2TX_LRCLK_FRC */
- #define WM5100_AIF2TX_LRCLK_FRC_MASK 0x0002 /* AIF2TX_LRCLK_FRC */
- #define WM5100_AIF2TX_LRCLK_FRC_SHIFT 1 /* AIF2TX_LRCLK_FRC */
- #define WM5100_AIF2TX_LRCLK_FRC_WIDTH 1 /* AIF2TX_LRCLK_FRC */
- #define WM5100_AIF2TX_LRCLK_MSTR 0x0001 /* AIF2TX_LRCLK_MSTR */
- #define WM5100_AIF2TX_LRCLK_MSTR_MASK 0x0001 /* AIF2TX_LRCLK_MSTR */
- #define WM5100_AIF2TX_LRCLK_MSTR_SHIFT 0 /* AIF2TX_LRCLK_MSTR */
- #define WM5100_AIF2TX_LRCLK_MSTR_WIDTH 1 /* AIF2TX_LRCLK_MSTR */
- /*
- * R1346 (0x542) - Audio IF 2_3
- */
- #define WM5100_AIF2RX_LRCLK_INV 0x0004 /* AIF2RX_LRCLK_INV */
- #define WM5100_AIF2RX_LRCLK_INV_MASK 0x0004 /* AIF2RX_LRCLK_INV */
- #define WM5100_AIF2RX_LRCLK_INV_SHIFT 2 /* AIF2RX_LRCLK_INV */
- #define WM5100_AIF2RX_LRCLK_INV_WIDTH 1 /* AIF2RX_LRCLK_INV */
- #define WM5100_AIF2RX_LRCLK_FRC 0x0002 /* AIF2RX_LRCLK_FRC */
- #define WM5100_AIF2RX_LRCLK_FRC_MASK 0x0002 /* AIF2RX_LRCLK_FRC */
- #define WM5100_AIF2RX_LRCLK_FRC_SHIFT 1 /* AIF2RX_LRCLK_FRC */
- #define WM5100_AIF2RX_LRCLK_FRC_WIDTH 1 /* AIF2RX_LRCLK_FRC */
- #define WM5100_AIF2RX_LRCLK_MSTR 0x0001 /* AIF2RX_LRCLK_MSTR */
- #define WM5100_AIF2RX_LRCLK_MSTR_MASK 0x0001 /* AIF2RX_LRCLK_MSTR */
- #define WM5100_AIF2RX_LRCLK_MSTR_SHIFT 0 /* AIF2RX_LRCLK_MSTR */
- #define WM5100_AIF2RX_LRCLK_MSTR_WIDTH 1 /* AIF2RX_LRCLK_MSTR */
- /*
- * R1347 (0x543) - Audio IF 2_4
- */
- #define WM5100_AIF2_TRI 0x0040 /* AIF2_TRI */
- #define WM5100_AIF2_TRI_MASK 0x0040 /* AIF2_TRI */
- #define WM5100_AIF2_TRI_SHIFT 6 /* AIF2_TRI */
- #define WM5100_AIF2_TRI_WIDTH 1 /* AIF2_TRI */
- #define WM5100_AIF2_RATE_MASK 0x0003 /* AIF2_RATE - [1:0] */
- #define WM5100_AIF2_RATE_SHIFT 0 /* AIF2_RATE - [1:0] */
- #define WM5100_AIF2_RATE_WIDTH 2 /* AIF2_RATE - [1:0] */
- /*
- * R1348 (0x544) - Audio IF 2_5
- */
- #define WM5100_AIF2_FMT_MASK 0x0007 /* AIF2_FMT - [2:0] */
- #define WM5100_AIF2_FMT_SHIFT 0 /* AIF2_FMT - [2:0] */
- #define WM5100_AIF2_FMT_WIDTH 3 /* AIF2_FMT - [2:0] */
- /*
- * R1349 (0x545) - Audio IF 2_6
- */
- #define WM5100_AIF2TX_BCPF_MASK 0x1FFF /* AIF2TX_BCPF - [12:0] */
- #define WM5100_AIF2TX_BCPF_SHIFT 0 /* AIF2TX_BCPF - [12:0] */
- #define WM5100_AIF2TX_BCPF_WIDTH 13 /* AIF2TX_BCPF - [12:0] */
- /*
- * R1350 (0x546) - Audio IF 2_7
- */
- #define WM5100_AIF2RX_BCPF_MASK 0x1FFF /* AIF2RX_BCPF - [12:0] */
- #define WM5100_AIF2RX_BCPF_SHIFT 0 /* AIF2RX_BCPF - [12:0] */
- #define WM5100_AIF2RX_BCPF_WIDTH 13 /* AIF2RX_BCPF - [12:0] */
- /*
- * R1351 (0x547) - Audio IF 2_8
- */
- #define WM5100_AIF2TX_WL_MASK 0x3F00 /* AIF2TX_WL - [13:8] */
- #define WM5100_AIF2TX_WL_SHIFT 8 /* AIF2TX_WL - [13:8] */
- #define WM5100_AIF2TX_WL_WIDTH 6 /* AIF2TX_WL - [13:8] */
- #define WM5100_AIF2TX_SLOT_LEN_MASK 0x00FF /* AIF2TX_SLOT_LEN - [7:0] */
- #define WM5100_AIF2TX_SLOT_LEN_SHIFT 0 /* AIF2TX_SLOT_LEN - [7:0] */
- #define WM5100_AIF2TX_SLOT_LEN_WIDTH 8 /* AIF2TX_SLOT_LEN - [7:0] */
- /*
- * R1352 (0x548) - Audio IF 2_9
- */
- #define WM5100_AIF2RX_WL_MASK 0x3F00 /* AIF2RX_WL - [13:8] */
- #define WM5100_AIF2RX_WL_SHIFT 8 /* AIF2RX_WL - [13:8] */
- #define WM5100_AIF2RX_WL_WIDTH 6 /* AIF2RX_WL - [13:8] */
- #define WM5100_AIF2RX_SLOT_LEN_MASK 0x00FF /* AIF2RX_SLOT_LEN - [7:0] */
- #define WM5100_AIF2RX_SLOT_LEN_SHIFT 0 /* AIF2RX_SLOT_LEN - [7:0] */
- #define WM5100_AIF2RX_SLOT_LEN_WIDTH 8 /* AIF2RX_SLOT_LEN - [7:0] */
- /*
- * R1353 (0x549) - Audio IF 2_10
- */
- #define WM5100_AIF2TX1_SLOT_MASK 0x003F /* AIF2TX1_SLOT - [5:0] */
- #define WM5100_AIF2TX1_SLOT_SHIFT 0 /* AIF2TX1_SLOT - [5:0] */
- #define WM5100_AIF2TX1_SLOT_WIDTH 6 /* AIF2TX1_SLOT - [5:0] */
- /*
- * R1354 (0x54A) - Audio IF 2_11
- */
- #define WM5100_AIF2TX2_SLOT_MASK 0x003F /* AIF2TX2_SLOT - [5:0] */
- #define WM5100_AIF2TX2_SLOT_SHIFT 0 /* AIF2TX2_SLOT - [5:0] */
- #define WM5100_AIF2TX2_SLOT_WIDTH 6 /* AIF2TX2_SLOT - [5:0] */
- /*
- * R1361 (0x551) - Audio IF 2_18
- */
- #define WM5100_AIF2RX1_SLOT_MASK 0x003F /* AIF2RX1_SLOT - [5:0] */
- #define WM5100_AIF2RX1_SLOT_SHIFT 0 /* AIF2RX1_SLOT - [5:0] */
- #define WM5100_AIF2RX1_SLOT_WIDTH 6 /* AIF2RX1_SLOT - [5:0] */
- /*
- * R1362 (0x552) - Audio IF 2_19
- */
- #define WM5100_AIF2RX2_SLOT_MASK 0x003F /* AIF2RX2_SLOT - [5:0] */
- #define WM5100_AIF2RX2_SLOT_SHIFT 0 /* AIF2RX2_SLOT - [5:0] */
- #define WM5100_AIF2RX2_SLOT_WIDTH 6 /* AIF2RX2_SLOT - [5:0] */
- /*
- * R1369 (0x559) - Audio IF 2_26
- */
- #define WM5100_AIF2TX2_ENA 0x0002 /* AIF2TX2_ENA */
- #define WM5100_AIF2TX2_ENA_MASK 0x0002 /* AIF2TX2_ENA */
- #define WM5100_AIF2TX2_ENA_SHIFT 1 /* AIF2TX2_ENA */
- #define WM5100_AIF2TX2_ENA_WIDTH 1 /* AIF2TX2_ENA */
- #define WM5100_AIF2TX1_ENA 0x0001 /* AIF2TX1_ENA */
- #define WM5100_AIF2TX1_ENA_MASK 0x0001 /* AIF2TX1_ENA */
- #define WM5100_AIF2TX1_ENA_SHIFT 0 /* AIF2TX1_ENA */
- #define WM5100_AIF2TX1_ENA_WIDTH 1 /* AIF2TX1_ENA */
- /*
- * R1370 (0x55A) - Audio IF 2_27
- */
- #define WM5100_AIF2RX2_ENA 0x0002 /* AIF2RX2_ENA */
- #define WM5100_AIF2RX2_ENA_MASK 0x0002 /* AIF2RX2_ENA */
- #define WM5100_AIF2RX2_ENA_SHIFT 1 /* AIF2RX2_ENA */
- #define WM5100_AIF2RX2_ENA_WIDTH 1 /* AIF2RX2_ENA */
- #define WM5100_AIF2RX1_ENA 0x0001 /* AIF2RX1_ENA */
- #define WM5100_AIF2RX1_ENA_MASK 0x0001 /* AIF2RX1_ENA */
- #define WM5100_AIF2RX1_ENA_SHIFT 0 /* AIF2RX1_ENA */
- #define WM5100_AIF2RX1_ENA_WIDTH 1 /* AIF2RX1_ENA */
- /*
- * R1408 (0x580) - Audio IF 3_1
- */
- #define WM5100_AIF3_BCLK_INV 0x0080 /* AIF3_BCLK_INV */
- #define WM5100_AIF3_BCLK_INV_MASK 0x0080 /* AIF3_BCLK_INV */
- #define WM5100_AIF3_BCLK_INV_SHIFT 7 /* AIF3_BCLK_INV */
- #define WM5100_AIF3_BCLK_INV_WIDTH 1 /* AIF3_BCLK_INV */
- #define WM5100_AIF3_BCLK_FRC 0x0040 /* AIF3_BCLK_FRC */
- #define WM5100_AIF3_BCLK_FRC_MASK 0x0040 /* AIF3_BCLK_FRC */
- #define WM5100_AIF3_BCLK_FRC_SHIFT 6 /* AIF3_BCLK_FRC */
- #define WM5100_AIF3_BCLK_FRC_WIDTH 1 /* AIF3_BCLK_FRC */
- #define WM5100_AIF3_BCLK_MSTR 0x0020 /* AIF3_BCLK_MSTR */
- #define WM5100_AIF3_BCLK_MSTR_MASK 0x0020 /* AIF3_BCLK_MSTR */
- #define WM5100_AIF3_BCLK_MSTR_SHIFT 5 /* AIF3_BCLK_MSTR */
- #define WM5100_AIF3_BCLK_MSTR_WIDTH 1 /* AIF3_BCLK_MSTR */
- #define WM5100_AIF3_BCLK_FREQ_MASK 0x001F /* AIF3_BCLK_FREQ - [4:0] */
- #define WM5100_AIF3_BCLK_FREQ_SHIFT 0 /* AIF3_BCLK_FREQ - [4:0] */
- #define WM5100_AIF3_BCLK_FREQ_WIDTH 5 /* AIF3_BCLK_FREQ - [4:0] */
- /*
- * R1409 (0x581) - Audio IF 3_2
- */
- #define WM5100_AIF3TX_DAT_TRI 0x0020 /* AIF3TX_DAT_TRI */
- #define WM5100_AIF3TX_DAT_TRI_MASK 0x0020 /* AIF3TX_DAT_TRI */
- #define WM5100_AIF3TX_DAT_TRI_SHIFT 5 /* AIF3TX_DAT_TRI */
- #define WM5100_AIF3TX_DAT_TRI_WIDTH 1 /* AIF3TX_DAT_TRI */
- #define WM5100_AIF3TX_LRCLK_SRC 0x0008 /* AIF3TX_LRCLK_SRC */
- #define WM5100_AIF3TX_LRCLK_SRC_MASK 0x0008 /* AIF3TX_LRCLK_SRC */
- #define WM5100_AIF3TX_LRCLK_SRC_SHIFT 3 /* AIF3TX_LRCLK_SRC */
- #define WM5100_AIF3TX_LRCLK_SRC_WIDTH 1 /* AIF3TX_LRCLK_SRC */
- #define WM5100_AIF3TX_LRCLK_INV 0x0004 /* AIF3TX_LRCLK_INV */
- #define WM5100_AIF3TX_LRCLK_INV_MASK 0x0004 /* AIF3TX_LRCLK_INV */
- #define WM5100_AIF3TX_LRCLK_INV_SHIFT 2 /* AIF3TX_LRCLK_INV */
- #define WM5100_AIF3TX_LRCLK_INV_WIDTH 1 /* AIF3TX_LRCLK_INV */
- #define WM5100_AIF3TX_LRCLK_FRC 0x0002 /* AIF3TX_LRCLK_FRC */
- #define WM5100_AIF3TX_LRCLK_FRC_MASK 0x0002 /* AIF3TX_LRCLK_FRC */
- #define WM5100_AIF3TX_LRCLK_FRC_SHIFT 1 /* AIF3TX_LRCLK_FRC */
- #define WM5100_AIF3TX_LRCLK_FRC_WIDTH 1 /* AIF3TX_LRCLK_FRC */
- #define WM5100_AIF3TX_LRCLK_MSTR 0x0001 /* AIF3TX_LRCLK_MSTR */
- #define WM5100_AIF3TX_LRCLK_MSTR_MASK 0x0001 /* AIF3TX_LRCLK_MSTR */
- #define WM5100_AIF3TX_LRCLK_MSTR_SHIFT 0 /* AIF3TX_LRCLK_MSTR */
- #define WM5100_AIF3TX_LRCLK_MSTR_WIDTH 1 /* AIF3TX_LRCLK_MSTR */
- /*
- * R1410 (0x582) - Audio IF 3_3
- */
- #define WM5100_AIF3RX_LRCLK_INV 0x0004 /* AIF3RX_LRCLK_INV */
- #define WM5100_AIF3RX_LRCLK_INV_MASK 0x0004 /* AIF3RX_LRCLK_INV */
- #define WM5100_AIF3RX_LRCLK_INV_SHIFT 2 /* AIF3RX_LRCLK_INV */
- #define WM5100_AIF3RX_LRCLK_INV_WIDTH 1 /* AIF3RX_LRCLK_INV */
- #define WM5100_AIF3RX_LRCLK_FRC 0x0002 /* AIF3RX_LRCLK_FRC */
- #define WM5100_AIF3RX_LRCLK_FRC_MASK 0x0002 /* AIF3RX_LRCLK_FRC */
- #define WM5100_AIF3RX_LRCLK_FRC_SHIFT 1 /* AIF3RX_LRCLK_FRC */
- #define WM5100_AIF3RX_LRCLK_FRC_WIDTH 1 /* AIF3RX_LRCLK_FRC */
- #define WM5100_AIF3RX_LRCLK_MSTR 0x0001 /* AIF3RX_LRCLK_MSTR */
- #define WM5100_AIF3RX_LRCLK_MSTR_MASK 0x0001 /* AIF3RX_LRCLK_MSTR */
- #define WM5100_AIF3RX_LRCLK_MSTR_SHIFT 0 /* AIF3RX_LRCLK_MSTR */
- #define WM5100_AIF3RX_LRCLK_MSTR_WIDTH 1 /* AIF3RX_LRCLK_MSTR */
- /*
- * R1411 (0x583) - Audio IF 3_4
- */
- #define WM5100_AIF3_TRI 0x0040 /* AIF3_TRI */
- #define WM5100_AIF3_TRI_MASK 0x0040 /* AIF3_TRI */
- #define WM5100_AIF3_TRI_SHIFT 6 /* AIF3_TRI */
- #define WM5100_AIF3_TRI_WIDTH 1 /* AIF3_TRI */
- #define WM5100_AIF3_RATE_MASK 0x0003 /* AIF3_RATE - [1:0] */
- #define WM5100_AIF3_RATE_SHIFT 0 /* AIF3_RATE - [1:0] */
- #define WM5100_AIF3_RATE_WIDTH 2 /* AIF3_RATE - [1:0] */
- /*
- * R1412 (0x584) - Audio IF 3_5
- */
- #define WM5100_AIF3_FMT_MASK 0x0007 /* AIF3_FMT - [2:0] */
- #define WM5100_AIF3_FMT_SHIFT 0 /* AIF3_FMT - [2:0] */
- #define WM5100_AIF3_FMT_WIDTH 3 /* AIF3_FMT - [2:0] */
- /*
- * R1413 (0x585) - Audio IF 3_6
- */
- #define WM5100_AIF3TX_BCPF_MASK 0x1FFF /* AIF3TX_BCPF - [12:0] */
- #define WM5100_AIF3TX_BCPF_SHIFT 0 /* AIF3TX_BCPF - [12:0] */
- #define WM5100_AIF3TX_BCPF_WIDTH 13 /* AIF3TX_BCPF - [12:0] */
- /*
- * R1414 (0x586) - Audio IF 3_7
- */
- #define WM5100_AIF3RX_BCPF_MASK 0x1FFF /* AIF3RX_BCPF - [12:0] */
- #define WM5100_AIF3RX_BCPF_SHIFT 0 /* AIF3RX_BCPF - [12:0] */
- #define WM5100_AIF3RX_BCPF_WIDTH 13 /* AIF3RX_BCPF - [12:0] */
- /*
- * R1415 (0x587) - Audio IF 3_8
- */
- #define WM5100_AIF3TX_WL_MASK 0x3F00 /* AIF3TX_WL - [13:8] */
- #define WM5100_AIF3TX_WL_SHIFT 8 /* AIF3TX_WL - [13:8] */
- #define WM5100_AIF3TX_WL_WIDTH 6 /* AIF3TX_WL - [13:8] */
- #define WM5100_AIF3TX_SLOT_LEN_MASK 0x00FF /* AIF3TX_SLOT_LEN - [7:0] */
- #define WM5100_AIF3TX_SLOT_LEN_SHIFT 0 /* AIF3TX_SLOT_LEN - [7:0] */
- #define WM5100_AIF3TX_SLOT_LEN_WIDTH 8 /* AIF3TX_SLOT_LEN - [7:0] */
- /*
- * R1416 (0x588) - Audio IF 3_9
- */
- #define WM5100_AIF3RX_WL_MASK 0x3F00 /* AIF3RX_WL - [13:8] */
- #define WM5100_AIF3RX_WL_SHIFT 8 /* AIF3RX_WL - [13:8] */
- #define WM5100_AIF3RX_WL_WIDTH 6 /* AIF3RX_WL - [13:8] */
- #define WM5100_AIF3RX_SLOT_LEN_MASK 0x00FF /* AIF3RX_SLOT_LEN - [7:0] */
- #define WM5100_AIF3RX_SLOT_LEN_SHIFT 0 /* AIF3RX_SLOT_LEN - [7:0] */
- #define WM5100_AIF3RX_SLOT_LEN_WIDTH 8 /* AIF3RX_SLOT_LEN - [7:0] */
- /*
- * R1417 (0x589) - Audio IF 3_10
- */
- #define WM5100_AIF3TX1_SLOT_MASK 0x003F /* AIF3TX1_SLOT - [5:0] */
- #define WM5100_AIF3TX1_SLOT_SHIFT 0 /* AIF3TX1_SLOT - [5:0] */
- #define WM5100_AIF3TX1_SLOT_WIDTH 6 /* AIF3TX1_SLOT - [5:0] */
- /*
- * R1418 (0x58A) - Audio IF 3_11
- */
- #define WM5100_AIF3TX2_SLOT_MASK 0x003F /* AIF3TX2_SLOT - [5:0] */
- #define WM5100_AIF3TX2_SLOT_SHIFT 0 /* AIF3TX2_SLOT - [5:0] */
- #define WM5100_AIF3TX2_SLOT_WIDTH 6 /* AIF3TX2_SLOT - [5:0] */
- /*
- * R1425 (0x591) - Audio IF 3_18
- */
- #define WM5100_AIF3RX1_SLOT_MASK 0x003F /* AIF3RX1_SLOT - [5:0] */
- #define WM5100_AIF3RX1_SLOT_SHIFT 0 /* AIF3RX1_SLOT - [5:0] */
- #define WM5100_AIF3RX1_SLOT_WIDTH 6 /* AIF3RX1_SLOT - [5:0] */
- /*
- * R1426 (0x592) - Audio IF 3_19
- */
- #define WM5100_AIF3RX2_SLOT_MASK 0x003F /* AIF3RX2_SLOT - [5:0] */
- #define WM5100_AIF3RX2_SLOT_SHIFT 0 /* AIF3RX2_SLOT - [5:0] */
- #define WM5100_AIF3RX2_SLOT_WIDTH 6 /* AIF3RX2_SLOT - [5:0] */
- /*
- * R1433 (0x599) - Audio IF 3_26
- */
- #define WM5100_AIF3TX2_ENA 0x0002 /* AIF3TX2_ENA */
- #define WM5100_AIF3TX2_ENA_MASK 0x0002 /* AIF3TX2_ENA */
- #define WM5100_AIF3TX2_ENA_SHIFT 1 /* AIF3TX2_ENA */
- #define WM5100_AIF3TX2_ENA_WIDTH 1 /* AIF3TX2_ENA */
- #define WM5100_AIF3TX1_ENA 0x0001 /* AIF3TX1_ENA */
- #define WM5100_AIF3TX1_ENA_MASK 0x0001 /* AIF3TX1_ENA */
- #define WM5100_AIF3TX1_ENA_SHIFT 0 /* AIF3TX1_ENA */
- #define WM5100_AIF3TX1_ENA_WIDTH 1 /* AIF3TX1_ENA */
- /*
- * R1434 (0x59A) - Audio IF 3_27
- */
- #define WM5100_AIF3RX2_ENA 0x0002 /* AIF3RX2_ENA */
- #define WM5100_AIF3RX2_ENA_MASK 0x0002 /* AIF3RX2_ENA */
- #define WM5100_AIF3RX2_ENA_SHIFT 1 /* AIF3RX2_ENA */
- #define WM5100_AIF3RX2_ENA_WIDTH 1 /* AIF3RX2_ENA */
- #define WM5100_AIF3RX1_ENA 0x0001 /* AIF3RX1_ENA */
- #define WM5100_AIF3RX1_ENA_MASK 0x0001 /* AIF3RX1_ENA */
- #define WM5100_AIF3RX1_ENA_SHIFT 0 /* AIF3RX1_ENA */
- #define WM5100_AIF3RX1_ENA_WIDTH 1 /* AIF3RX1_ENA */
- #define WM5100_MIXER_VOL_MASK 0x00FE /* MIXER_VOL - [7:1] */
- #define WM5100_MIXER_VOL_SHIFT 1 /* MIXER_VOL - [7:1] */
- #define WM5100_MIXER_VOL_WIDTH 7 /* MIXER_VOL - [7:1] */
- /*
- * R3072 (0xC00) - GPIO CTRL 1
- */
- #define WM5100_GP1_DIR 0x8000 /* GP1_DIR */
- #define WM5100_GP1_DIR_MASK 0x8000 /* GP1_DIR */
- #define WM5100_GP1_DIR_SHIFT 15 /* GP1_DIR */
- #define WM5100_GP1_DIR_WIDTH 1 /* GP1_DIR */
- #define WM5100_GP1_PU 0x4000 /* GP1_PU */
- #define WM5100_GP1_PU_MASK 0x4000 /* GP1_PU */
- #define WM5100_GP1_PU_SHIFT 14 /* GP1_PU */
- #define WM5100_GP1_PU_WIDTH 1 /* GP1_PU */
- #define WM5100_GP1_PD 0x2000 /* GP1_PD */
- #define WM5100_GP1_PD_MASK 0x2000 /* GP1_PD */
- #define WM5100_GP1_PD_SHIFT 13 /* GP1_PD */
- #define WM5100_GP1_PD_WIDTH 1 /* GP1_PD */
- #define WM5100_GP1_POL 0x0400 /* GP1_POL */
- #define WM5100_GP1_POL_MASK 0x0400 /* GP1_POL */
- #define WM5100_GP1_POL_SHIFT 10 /* GP1_POL */
- #define WM5100_GP1_POL_WIDTH 1 /* GP1_POL */
- #define WM5100_GP1_OP_CFG 0x0200 /* GP1_OP_CFG */
- #define WM5100_GP1_OP_CFG_MASK 0x0200 /* GP1_OP_CFG */
- #define WM5100_GP1_OP_CFG_SHIFT 9 /* GP1_OP_CFG */
- #define WM5100_GP1_OP_CFG_WIDTH 1 /* GP1_OP_CFG */
- #define WM5100_GP1_DB 0x0100 /* GP1_DB */
- #define WM5100_GP1_DB_MASK 0x0100 /* GP1_DB */
- #define WM5100_GP1_DB_SHIFT 8 /* GP1_DB */
- #define WM5100_GP1_DB_WIDTH 1 /* GP1_DB */
- #define WM5100_GP1_LVL 0x0040 /* GP1_LVL */
- #define WM5100_GP1_LVL_MASK 0x0040 /* GP1_LVL */
- #define WM5100_GP1_LVL_SHIFT 6 /* GP1_LVL */
- #define WM5100_GP1_LVL_WIDTH 1 /* GP1_LVL */
- #define WM5100_GP1_FN_MASK 0x003F /* GP1_FN - [5:0] */
- #define WM5100_GP1_FN_SHIFT 0 /* GP1_FN - [5:0] */
- #define WM5100_GP1_FN_WIDTH 6 /* GP1_FN - [5:0] */
- /*
- * R3073 (0xC01) - GPIO CTRL 2
- */
- #define WM5100_GP2_DIR 0x8000 /* GP2_DIR */
- #define WM5100_GP2_DIR_MASK 0x8000 /* GP2_DIR */
- #define WM5100_GP2_DIR_SHIFT 15 /* GP2_DIR */
- #define WM5100_GP2_DIR_WIDTH 1 /* GP2_DIR */
- #define WM5100_GP2_PU 0x4000 /* GP2_PU */
- #define WM5100_GP2_PU_MASK 0x4000 /* GP2_PU */
- #define WM5100_GP2_PU_SHIFT 14 /* GP2_PU */
- #define WM5100_GP2_PU_WIDTH 1 /* GP2_PU */
- #define WM5100_GP2_PD 0x2000 /* GP2_PD */
- #define WM5100_GP2_PD_MASK 0x2000 /* GP2_PD */
- #define WM5100_GP2_PD_SHIFT 13 /* GP2_PD */
- #define WM5100_GP2_PD_WIDTH 1 /* GP2_PD */
- #define WM5100_GP2_POL 0x0400 /* GP2_POL */
- #define WM5100_GP2_POL_MASK 0x0400 /* GP2_POL */
- #define WM5100_GP2_POL_SHIFT 10 /* GP2_POL */
- #define WM5100_GP2_POL_WIDTH 1 /* GP2_POL */
- #define WM5100_GP2_OP_CFG 0x0200 /* GP2_OP_CFG */
- #define WM5100_GP2_OP_CFG_MASK 0x0200 /* GP2_OP_CFG */
- #define WM5100_GP2_OP_CFG_SHIFT 9 /* GP2_OP_CFG */
- #define WM5100_GP2_OP_CFG_WIDTH 1 /* GP2_OP_CFG */
- #define WM5100_GP2_DB 0x0100 /* GP2_DB */
- #define WM5100_GP2_DB_MASK 0x0100 /* GP2_DB */
- #define WM5100_GP2_DB_SHIFT 8 /* GP2_DB */
- #define WM5100_GP2_DB_WIDTH 1 /* GP2_DB */
- #define WM5100_GP2_LVL 0x0040 /* GP2_LVL */
- #define WM5100_GP2_LVL_MASK 0x0040 /* GP2_LVL */
- #define WM5100_GP2_LVL_SHIFT 6 /* GP2_LVL */
- #define WM5100_GP2_LVL_WIDTH 1 /* GP2_LVL */
- #define WM5100_GP2_FN_MASK 0x003F /* GP2_FN - [5:0] */
- #define WM5100_GP2_FN_SHIFT 0 /* GP2_FN - [5:0] */
- #define WM5100_GP2_FN_WIDTH 6 /* GP2_FN - [5:0] */
- /*
- * R3074 (0xC02) - GPIO CTRL 3
- */
- #define WM5100_GP3_DIR 0x8000 /* GP3_DIR */
- #define WM5100_GP3_DIR_MASK 0x8000 /* GP3_DIR */
- #define WM5100_GP3_DIR_SHIFT 15 /* GP3_DIR */
- #define WM5100_GP3_DIR_WIDTH 1 /* GP3_DIR */
- #define WM5100_GP3_PU 0x4000 /* GP3_PU */
- #define WM5100_GP3_PU_MASK 0x4000 /* GP3_PU */
- #define WM5100_GP3_PU_SHIFT 14 /* GP3_PU */
- #define WM5100_GP3_PU_WIDTH 1 /* GP3_PU */
- #define WM5100_GP3_PD 0x2000 /* GP3_PD */
- #define WM5100_GP3_PD_MASK 0x2000 /* GP3_PD */
- #define WM5100_GP3_PD_SHIFT 13 /* GP3_PD */
- #define WM5100_GP3_PD_WIDTH 1 /* GP3_PD */
- #define WM5100_GP3_POL 0x0400 /* GP3_POL */
- #define WM5100_GP3_POL_MASK 0x0400 /* GP3_POL */
- #define WM5100_GP3_POL_SHIFT 10 /* GP3_POL */
- #define WM5100_GP3_POL_WIDTH 1 /* GP3_POL */
- #define WM5100_GP3_OP_CFG 0x0200 /* GP3_OP_CFG */
- #define WM5100_GP3_OP_CFG_MASK 0x0200 /* GP3_OP_CFG */
- #define WM5100_GP3_OP_CFG_SHIFT 9 /* GP3_OP_CFG */
- #define WM5100_GP3_OP_CFG_WIDTH 1 /* GP3_OP_CFG */
- #define WM5100_GP3_DB 0x0100 /* GP3_DB */
- #define WM5100_GP3_DB_MASK 0x0100 /* GP3_DB */
- #define WM5100_GP3_DB_SHIFT 8 /* GP3_DB */
- #define WM5100_GP3_DB_WIDTH 1 /* GP3_DB */
- #define WM5100_GP3_LVL 0x0040 /* GP3_LVL */
- #define WM5100_GP3_LVL_MASK 0x0040 /* GP3_LVL */
- #define WM5100_GP3_LVL_SHIFT 6 /* GP3_LVL */
- #define WM5100_GP3_LVL_WIDTH 1 /* GP3_LVL */
- #define WM5100_GP3_FN_MASK 0x003F /* GP3_FN - [5:0] */
- #define WM5100_GP3_FN_SHIFT 0 /* GP3_FN - [5:0] */
- #define WM5100_GP3_FN_WIDTH 6 /* GP3_FN - [5:0] */
- /*
- * R3075 (0xC03) - GPIO CTRL 4
- */
- #define WM5100_GP4_DIR 0x8000 /* GP4_DIR */
- #define WM5100_GP4_DIR_MASK 0x8000 /* GP4_DIR */
- #define WM5100_GP4_DIR_SHIFT 15 /* GP4_DIR */
- #define WM5100_GP4_DIR_WIDTH 1 /* GP4_DIR */
- #define WM5100_GP4_PU 0x4000 /* GP4_PU */
- #define WM5100_GP4_PU_MASK 0x4000 /* GP4_PU */
- #define WM5100_GP4_PU_SHIFT 14 /* GP4_PU */
- #define WM5100_GP4_PU_WIDTH 1 /* GP4_PU */
- #define WM5100_GP4_PD 0x2000 /* GP4_PD */
- #define WM5100_GP4_PD_MASK 0x2000 /* GP4_PD */
- #define WM5100_GP4_PD_SHIFT 13 /* GP4_PD */
- #define WM5100_GP4_PD_WIDTH 1 /* GP4_PD */
- #define WM5100_GP4_POL 0x0400 /* GP4_POL */
- #define WM5100_GP4_POL_MASK 0x0400 /* GP4_POL */
- #define WM5100_GP4_POL_SHIFT 10 /* GP4_POL */
- #define WM5100_GP4_POL_WIDTH 1 /* GP4_POL */
- #define WM5100_GP4_OP_CFG 0x0200 /* GP4_OP_CFG */
- #define WM5100_GP4_OP_CFG_MASK 0x0200 /* GP4_OP_CFG */
- #define WM5100_GP4_OP_CFG_SHIFT 9 /* GP4_OP_CFG */
- #define WM5100_GP4_OP_CFG_WIDTH 1 /* GP4_OP_CFG */
- #define WM5100_GP4_DB 0x0100 /* GP4_DB */
- #define WM5100_GP4_DB_MASK 0x0100 /* GP4_DB */
- #define WM5100_GP4_DB_SHIFT 8 /* GP4_DB */
- #define WM5100_GP4_DB_WIDTH 1 /* GP4_DB */
- #define WM5100_GP4_LVL 0x0040 /* GP4_LVL */
- #define WM5100_GP4_LVL_MASK 0x0040 /* GP4_LVL */
- #define WM5100_GP4_LVL_SHIFT 6 /* GP4_LVL */
- #define WM5100_GP4_LVL_WIDTH 1 /* GP4_LVL */
- #define WM5100_GP4_FN_MASK 0x003F /* GP4_FN - [5:0] */
- #define WM5100_GP4_FN_SHIFT 0 /* GP4_FN - [5:0] */
- #define WM5100_GP4_FN_WIDTH 6 /* GP4_FN - [5:0] */
- /*
- * R3076 (0xC04) - GPIO CTRL 5
- */
- #define WM5100_GP5_DIR 0x8000 /* GP5_DIR */
- #define WM5100_GP5_DIR_MASK 0x8000 /* GP5_DIR */
- #define WM5100_GP5_DIR_SHIFT 15 /* GP5_DIR */
- #define WM5100_GP5_DIR_WIDTH 1 /* GP5_DIR */
- #define WM5100_GP5_PU 0x4000 /* GP5_PU */
- #define WM5100_GP5_PU_MASK 0x4000 /* GP5_PU */
- #define WM5100_GP5_PU_SHIFT 14 /* GP5_PU */
- #define WM5100_GP5_PU_WIDTH 1 /* GP5_PU */
- #define WM5100_GP5_PD 0x2000 /* GP5_PD */
- #define WM5100_GP5_PD_MASK 0x2000 /* GP5_PD */
- #define WM5100_GP5_PD_SHIFT 13 /* GP5_PD */
- #define WM5100_GP5_PD_WIDTH 1 /* GP5_PD */
- #define WM5100_GP5_POL 0x0400 /* GP5_POL */
- #define WM5100_GP5_POL_MASK 0x0400 /* GP5_POL */
- #define WM5100_GP5_POL_SHIFT 10 /* GP5_POL */
- #define WM5100_GP5_POL_WIDTH 1 /* GP5_POL */
- #define WM5100_GP5_OP_CFG 0x0200 /* GP5_OP_CFG */
- #define WM5100_GP5_OP_CFG_MASK 0x0200 /* GP5_OP_CFG */
- #define WM5100_GP5_OP_CFG_SHIFT 9 /* GP5_OP_CFG */
- #define WM5100_GP5_OP_CFG_WIDTH 1 /* GP5_OP_CFG */
- #define WM5100_GP5_DB 0x0100 /* GP5_DB */
- #define WM5100_GP5_DB_MASK 0x0100 /* GP5_DB */
- #define WM5100_GP5_DB_SHIFT 8 /* GP5_DB */
- #define WM5100_GP5_DB_WIDTH 1 /* GP5_DB */
- #define WM5100_GP5_LVL 0x0040 /* GP5_LVL */
- #define WM5100_GP5_LVL_MASK 0x0040 /* GP5_LVL */
- #define WM5100_GP5_LVL_SHIFT 6 /* GP5_LVL */
- #define WM5100_GP5_LVL_WIDTH 1 /* GP5_LVL */
- #define WM5100_GP5_FN_MASK 0x003F /* GP5_FN - [5:0] */
- #define WM5100_GP5_FN_SHIFT 0 /* GP5_FN - [5:0] */
- #define WM5100_GP5_FN_WIDTH 6 /* GP5_FN - [5:0] */
- /*
- * R3077 (0xC05) - GPIO CTRL 6
- */
- #define WM5100_GP6_DIR 0x8000 /* GP6_DIR */
- #define WM5100_GP6_DIR_MASK 0x8000 /* GP6_DIR */
- #define WM5100_GP6_DIR_SHIFT 15 /* GP6_DIR */
- #define WM5100_GP6_DIR_WIDTH 1 /* GP6_DIR */
- #define WM5100_GP6_PU 0x4000 /* GP6_PU */
- #define WM5100_GP6_PU_MASK 0x4000 /* GP6_PU */
- #define WM5100_GP6_PU_SHIFT 14 /* GP6_PU */
- #define WM5100_GP6_PU_WIDTH 1 /* GP6_PU */
- #define WM5100_GP6_PD 0x2000 /* GP6_PD */
- #define WM5100_GP6_PD_MASK 0x2000 /* GP6_PD */
- #define WM5100_GP6_PD_SHIFT 13 /* GP6_PD */
- #define WM5100_GP6_PD_WIDTH 1 /* GP6_PD */
- #define WM5100_GP6_POL 0x0400 /* GP6_POL */
- #define WM5100_GP6_POL_MASK 0x0400 /* GP6_POL */
- #define WM5100_GP6_POL_SHIFT 10 /* GP6_POL */
- #define WM5100_GP6_POL_WIDTH 1 /* GP6_POL */
- #define WM5100_GP6_OP_CFG 0x0200 /* GP6_OP_CFG */
- #define WM5100_GP6_OP_CFG_MASK 0x0200 /* GP6_OP_CFG */
- #define WM5100_GP6_OP_CFG_SHIFT 9 /* GP6_OP_CFG */
- #define WM5100_GP6_OP_CFG_WIDTH 1 /* GP6_OP_CFG */
- #define WM5100_GP6_DB 0x0100 /* GP6_DB */
- #define WM5100_GP6_DB_MASK 0x0100 /* GP6_DB */
- #define WM5100_GP6_DB_SHIFT 8 /* GP6_DB */
- #define WM5100_GP6_DB_WIDTH 1 /* GP6_DB */
- #define WM5100_GP6_LVL 0x0040 /* GP6_LVL */
- #define WM5100_GP6_LVL_MASK 0x0040 /* GP6_LVL */
- #define WM5100_GP6_LVL_SHIFT 6 /* GP6_LVL */
- #define WM5100_GP6_LVL_WIDTH 1 /* GP6_LVL */
- #define WM5100_GP6_FN_MASK 0x003F /* GP6_FN - [5:0] */
- #define WM5100_GP6_FN_SHIFT 0 /* GP6_FN - [5:0] */
- #define WM5100_GP6_FN_WIDTH 6 /* GP6_FN - [5:0] */
- /*
- * R3107 (0xC23) - Misc Pad Ctrl 1
- */
- #define WM5100_LDO1ENA_PD 0x8000 /* LDO1ENA_PD */
- #define WM5100_LDO1ENA_PD_MASK 0x8000 /* LDO1ENA_PD */
- #define WM5100_LDO1ENA_PD_SHIFT 15 /* LDO1ENA_PD */
- #define WM5100_LDO1ENA_PD_WIDTH 1 /* LDO1ENA_PD */
- #define WM5100_MCLK2_PD 0x2000 /* MCLK2_PD */
- #define WM5100_MCLK2_PD_MASK 0x2000 /* MCLK2_PD */
- #define WM5100_MCLK2_PD_SHIFT 13 /* MCLK2_PD */
- #define WM5100_MCLK2_PD_WIDTH 1 /* MCLK2_PD */
- #define WM5100_MCLK1_PD 0x1000 /* MCLK1_PD */
- #define WM5100_MCLK1_PD_MASK 0x1000 /* MCLK1_PD */
- #define WM5100_MCLK1_PD_SHIFT 12 /* MCLK1_PD */
- #define WM5100_MCLK1_PD_WIDTH 1 /* MCLK1_PD */
- #define WM5100_RESET_PU 0x0002 /* RESET_PU */
- #define WM5100_RESET_PU_MASK 0x0002 /* RESET_PU */
- #define WM5100_RESET_PU_SHIFT 1 /* RESET_PU */
- #define WM5100_RESET_PU_WIDTH 1 /* RESET_PU */
- #define WM5100_ADDR_PD 0x0001 /* ADDR_PD */
- #define WM5100_ADDR_PD_MASK 0x0001 /* ADDR_PD */
- #define WM5100_ADDR_PD_SHIFT 0 /* ADDR_PD */
- #define WM5100_ADDR_PD_WIDTH 1 /* ADDR_PD */
- /*
- * R3108 (0xC24) - Misc Pad Ctrl 2
- */
- #define WM5100_DMICDAT4_PD 0x0008 /* DMICDAT4_PD */
- #define WM5100_DMICDAT4_PD_MASK 0x0008 /* DMICDAT4_PD */
- #define WM5100_DMICDAT4_PD_SHIFT 3 /* DMICDAT4_PD */
- #define WM5100_DMICDAT4_PD_WIDTH 1 /* DMICDAT4_PD */
- #define WM5100_DMICDAT3_PD 0x0004 /* DMICDAT3_PD */
- #define WM5100_DMICDAT3_PD_MASK 0x0004 /* DMICDAT3_PD */
- #define WM5100_DMICDAT3_PD_SHIFT 2 /* DMICDAT3_PD */
- #define WM5100_DMICDAT3_PD_WIDTH 1 /* DMICDAT3_PD */
- #define WM5100_DMICDAT2_PD 0x0002 /* DMICDAT2_PD */
- #define WM5100_DMICDAT2_PD_MASK 0x0002 /* DMICDAT2_PD */
- #define WM5100_DMICDAT2_PD_SHIFT 1 /* DMICDAT2_PD */
- #define WM5100_DMICDAT2_PD_WIDTH 1 /* DMICDAT2_PD */
- #define WM5100_DMICDAT1_PD 0x0001 /* DMICDAT1_PD */
- #define WM5100_DMICDAT1_PD_MASK 0x0001 /* DMICDAT1_PD */
- #define WM5100_DMICDAT1_PD_SHIFT 0 /* DMICDAT1_PD */
- #define WM5100_DMICDAT1_PD_WIDTH 1 /* DMICDAT1_PD */
- /*
- * R3109 (0xC25) - Misc Pad Ctrl 3
- */
- #define WM5100_AIF1RXLRCLK_PU 0x0020 /* AIF1RXLRCLK_PU */
- #define WM5100_AIF1RXLRCLK_PU_MASK 0x0020 /* AIF1RXLRCLK_PU */
- #define WM5100_AIF1RXLRCLK_PU_SHIFT 5 /* AIF1RXLRCLK_PU */
- #define WM5100_AIF1RXLRCLK_PU_WIDTH 1 /* AIF1RXLRCLK_PU */
- #define WM5100_AIF1RXLRCLK_PD 0x0010 /* AIF1RXLRCLK_PD */
- #define WM5100_AIF1RXLRCLK_PD_MASK 0x0010 /* AIF1RXLRCLK_PD */
- #define WM5100_AIF1RXLRCLK_PD_SHIFT 4 /* AIF1RXLRCLK_PD */
- #define WM5100_AIF1RXLRCLK_PD_WIDTH 1 /* AIF1RXLRCLK_PD */
- #define WM5100_AIF1BCLK_PU 0x0008 /* AIF1BCLK_PU */
- #define WM5100_AIF1BCLK_PU_MASK 0x0008 /* AIF1BCLK_PU */
- #define WM5100_AIF1BCLK_PU_SHIFT 3 /* AIF1BCLK_PU */
- #define WM5100_AIF1BCLK_PU_WIDTH 1 /* AIF1BCLK_PU */
- #define WM5100_AIF1BCLK_PD 0x0004 /* AIF1BCLK_PD */
- #define WM5100_AIF1BCLK_PD_MASK 0x0004 /* AIF1BCLK_PD */
- #define WM5100_AIF1BCLK_PD_SHIFT 2 /* AIF1BCLK_PD */
- #define WM5100_AIF1BCLK_PD_WIDTH 1 /* AIF1BCLK_PD */
- #define WM5100_AIF1RXDAT_PU 0x0002 /* AIF1RXDAT_PU */
- #define WM5100_AIF1RXDAT_PU_MASK 0x0002 /* AIF1RXDAT_PU */
- #define WM5100_AIF1RXDAT_PU_SHIFT 1 /* AIF1RXDAT_PU */
- #define WM5100_AIF1RXDAT_PU_WIDTH 1 /* AIF1RXDAT_PU */
- #define WM5100_AIF1RXDAT_PD 0x0001 /* AIF1RXDAT_PD */
- #define WM5100_AIF1RXDAT_PD_MASK 0x0001 /* AIF1RXDAT_PD */
- #define WM5100_AIF1RXDAT_PD_SHIFT 0 /* AIF1RXDAT_PD */
- #define WM5100_AIF1RXDAT_PD_WIDTH 1 /* AIF1RXDAT_PD */
- /*
- * R3110 (0xC26) - Misc Pad Ctrl 4
- */
- #define WM5100_AIF2RXLRCLK_PU 0x0020 /* AIF2RXLRCLK_PU */
- #define WM5100_AIF2RXLRCLK_PU_MASK 0x0020 /* AIF2RXLRCLK_PU */
- #define WM5100_AIF2RXLRCLK_PU_SHIFT 5 /* AIF2RXLRCLK_PU */
- #define WM5100_AIF2RXLRCLK_PU_WIDTH 1 /* AIF2RXLRCLK_PU */
- #define WM5100_AIF2RXLRCLK_PD 0x0010 /* AIF2RXLRCLK_PD */
- #define WM5100_AIF2RXLRCLK_PD_MASK 0x0010 /* AIF2RXLRCLK_PD */
- #define WM5100_AIF2RXLRCLK_PD_SHIFT 4 /* AIF2RXLRCLK_PD */
- #define WM5100_AIF2RXLRCLK_PD_WIDTH 1 /* AIF2RXLRCLK_PD */
- #define WM5100_AIF2BCLK_PU 0x0008 /* AIF2BCLK_PU */
- #define WM5100_AIF2BCLK_PU_MASK 0x0008 /* AIF2BCLK_PU */
- #define WM5100_AIF2BCLK_PU_SHIFT 3 /* AIF2BCLK_PU */
- #define WM5100_AIF2BCLK_PU_WIDTH 1 /* AIF2BCLK_PU */
- #define WM5100_AIF2BCLK_PD 0x0004 /* AIF2BCLK_PD */
- #define WM5100_AIF2BCLK_PD_MASK 0x0004 /* AIF2BCLK_PD */
- #define WM5100_AIF2BCLK_PD_SHIFT 2 /* AIF2BCLK_PD */
- #define WM5100_AIF2BCLK_PD_WIDTH 1 /* AIF2BCLK_PD */
- #define WM5100_AIF2RXDAT_PU 0x0002 /* AIF2RXDAT_PU */
- #define WM5100_AIF2RXDAT_PU_MASK 0x0002 /* AIF2RXDAT_PU */
- #define WM5100_AIF2RXDAT_PU_SHIFT 1 /* AIF2RXDAT_PU */
- #define WM5100_AIF2RXDAT_PU_WIDTH 1 /* AIF2RXDAT_PU */
- #define WM5100_AIF2RXDAT_PD 0x0001 /* AIF2RXDAT_PD */
- #define WM5100_AIF2RXDAT_PD_MASK 0x0001 /* AIF2RXDAT_PD */
- #define WM5100_AIF2RXDAT_PD_SHIFT 0 /* AIF2RXDAT_PD */
- #define WM5100_AIF2RXDAT_PD_WIDTH 1 /* AIF2RXDAT_PD */
- /*
- * R3111 (0xC27) - Misc Pad Ctrl 5
- */
- #define WM5100_AIF3RXLRCLK_PU 0x0020 /* AIF3RXLRCLK_PU */
- #define WM5100_AIF3RXLRCLK_PU_MASK 0x0020 /* AIF3RXLRCLK_PU */
- #define WM5100_AIF3RXLRCLK_PU_SHIFT 5 /* AIF3RXLRCLK_PU */
- #define WM5100_AIF3RXLRCLK_PU_WIDTH 1 /* AIF3RXLRCLK_PU */
- #define WM5100_AIF3RXLRCLK_PD 0x0010 /* AIF3RXLRCLK_PD */
- #define WM5100_AIF3RXLRCLK_PD_MASK 0x0010 /* AIF3RXLRCLK_PD */
- #define WM5100_AIF3RXLRCLK_PD_SHIFT 4 /* AIF3RXLRCLK_PD */
- #define WM5100_AIF3RXLRCLK_PD_WIDTH 1 /* AIF3RXLRCLK_PD */
- #define WM5100_AIF3BCLK_PU 0x0008 /* AIF3BCLK_PU */
- #define WM5100_AIF3BCLK_PU_MASK 0x0008 /* AIF3BCLK_PU */
- #define WM5100_AIF3BCLK_PU_SHIFT 3 /* AIF3BCLK_PU */
- #define WM5100_AIF3BCLK_PU_WIDTH 1 /* AIF3BCLK_PU */
- #define WM5100_AIF3BCLK_PD 0x0004 /* AIF3BCLK_PD */
- #define WM5100_AIF3BCLK_PD_MASK 0x0004 /* AIF3BCLK_PD */
- #define WM5100_AIF3BCLK_PD_SHIFT 2 /* AIF3BCLK_PD */
- #define WM5100_AIF3BCLK_PD_WIDTH 1 /* AIF3BCLK_PD */
- #define WM5100_AIF3RXDAT_PU 0x0002 /* AIF3RXDAT_PU */
- #define WM5100_AIF3RXDAT_PU_MASK 0x0002 /* AIF3RXDAT_PU */
- #define WM5100_AIF3RXDAT_PU_SHIFT 1 /* AIF3RXDAT_PU */
- #define WM5100_AIF3RXDAT_PU_WIDTH 1 /* AIF3RXDAT_PU */
- #define WM5100_AIF3RXDAT_PD 0x0001 /* AIF3RXDAT_PD */
- #define WM5100_AIF3RXDAT_PD_MASK 0x0001 /* AIF3RXDAT_PD */
- #define WM5100_AIF3RXDAT_PD_SHIFT 0 /* AIF3RXDAT_PD */
- #define WM5100_AIF3RXDAT_PD_WIDTH 1 /* AIF3RXDAT_PD */
- /*
- * R3112 (0xC28) - Misc GPIO 1
- */
- #define WM5100_OPCLK_SEL_MASK 0x0003 /* OPCLK_SEL - [1:0] */
- #define WM5100_OPCLK_SEL_SHIFT 0 /* OPCLK_SEL - [1:0] */
- #define WM5100_OPCLK_SEL_WIDTH 2 /* OPCLK_SEL - [1:0] */
- /*
- * R3328 (0xD00) - Interrupt Status 1
- */
- #define WM5100_GP6_EINT 0x0020 /* GP6_EINT */
- #define WM5100_GP6_EINT_MASK 0x0020 /* GP6_EINT */
- #define WM5100_GP6_EINT_SHIFT 5 /* GP6_EINT */
- #define WM5100_GP6_EINT_WIDTH 1 /* GP6_EINT */
- #define WM5100_GP5_EINT 0x0010 /* GP5_EINT */
- #define WM5100_GP5_EINT_MASK 0x0010 /* GP5_EINT */
- #define WM5100_GP5_EINT_SHIFT 4 /* GP5_EINT */
- #define WM5100_GP5_EINT_WIDTH 1 /* GP5_EINT */
- #define WM5100_GP4_EINT 0x0008 /* GP4_EINT */
- #define WM5100_GP4_EINT_MASK 0x0008 /* GP4_EINT */
- #define WM5100_GP4_EINT_SHIFT 3 /* GP4_EINT */
- #define WM5100_GP4_EINT_WIDTH 1 /* GP4_EINT */
- #define WM5100_GP3_EINT 0x0004 /* GP3_EINT */
- #define WM5100_GP3_EINT_MASK 0x0004 /* GP3_EINT */
- #define WM5100_GP3_EINT_SHIFT 2 /* GP3_EINT */
- #define WM5100_GP3_EINT_WIDTH 1 /* GP3_EINT */
- #define WM5100_GP2_EINT 0x0002 /* GP2_EINT */
- #define WM5100_GP2_EINT_MASK 0x0002 /* GP2_EINT */
- #define WM5100_GP2_EINT_SHIFT 1 /* GP2_EINT */
- #define WM5100_GP2_EINT_WIDTH 1 /* GP2_EINT */
- #define WM5100_GP1_EINT 0x0001 /* GP1_EINT */
- #define WM5100_GP1_EINT_MASK 0x0001 /* GP1_EINT */
- #define WM5100_GP1_EINT_SHIFT 0 /* GP1_EINT */
- #define WM5100_GP1_EINT_WIDTH 1 /* GP1_EINT */
- /*
- * R3329 (0xD01) - Interrupt Status 2
- */
- #define WM5100_DSP_IRQ6_EINT 0x0020 /* DSP_IRQ6_EINT */
- #define WM5100_DSP_IRQ6_EINT_MASK 0x0020 /* DSP_IRQ6_EINT */
- #define WM5100_DSP_IRQ6_EINT_SHIFT 5 /* DSP_IRQ6_EINT */
- #define WM5100_DSP_IRQ6_EINT_WIDTH 1 /* DSP_IRQ6_EINT */
- #define WM5100_DSP_IRQ5_EINT 0x0010 /* DSP_IRQ5_EINT */
- #define WM5100_DSP_IRQ5_EINT_MASK 0x0010 /* DSP_IRQ5_EINT */
- #define WM5100_DSP_IRQ5_EINT_SHIFT 4 /* DSP_IRQ5_EINT */
- #define WM5100_DSP_IRQ5_EINT_WIDTH 1 /* DSP_IRQ5_EINT */
- #define WM5100_DSP_IRQ4_EINT 0x0008 /* DSP_IRQ4_EINT */
- #define WM5100_DSP_IRQ4_EINT_MASK 0x0008 /* DSP_IRQ4_EINT */
- #define WM5100_DSP_IRQ4_EINT_SHIFT 3 /* DSP_IRQ4_EINT */
- #define WM5100_DSP_IRQ4_EINT_WIDTH 1 /* DSP_IRQ4_EINT */
- #define WM5100_DSP_IRQ3_EINT 0x0004 /* DSP_IRQ3_EINT */
- #define WM5100_DSP_IRQ3_EINT_MASK 0x0004 /* DSP_IRQ3_EINT */
- #define WM5100_DSP_IRQ3_EINT_SHIFT 2 /* DSP_IRQ3_EINT */
- #define WM5100_DSP_IRQ3_EINT_WIDTH 1 /* DSP_IRQ3_EINT */
- #define WM5100_DSP_IRQ2_EINT 0x0002 /* DSP_IRQ2_EINT */
- #define WM5100_DSP_IRQ2_EINT_MASK 0x0002 /* DSP_IRQ2_EINT */
- #define WM5100_DSP_IRQ2_EINT_SHIFT 1 /* DSP_IRQ2_EINT */
- #define WM5100_DSP_IRQ2_EINT_WIDTH 1 /* DSP_IRQ2_EINT */
- #define WM5100_DSP_IRQ1_EINT 0x0001 /* DSP_IRQ1_EINT */
- #define WM5100_DSP_IRQ1_EINT_MASK 0x0001 /* DSP_IRQ1_EINT */
- #define WM5100_DSP_IRQ1_EINT_SHIFT 0 /* DSP_IRQ1_EINT */
- #define WM5100_DSP_IRQ1_EINT_WIDTH 1 /* DSP_IRQ1_EINT */
- /*
- * R3330 (0xD02) - Interrupt Status 3
- */
- #define WM5100_SPK_SHUTDOWN_WARN_EINT 0x8000 /* SPK_SHUTDOWN_WARN_EINT */
- #define WM5100_SPK_SHUTDOWN_WARN_EINT_MASK 0x8000 /* SPK_SHUTDOWN_WARN_EINT */
- #define WM5100_SPK_SHUTDOWN_WARN_EINT_SHIFT 15 /* SPK_SHUTDOWN_WARN_EINT */
- #define WM5100_SPK_SHUTDOWN_WARN_EINT_WIDTH 1 /* SPK_SHUTDOWN_WARN_EINT */
- #define WM5100_SPK_SHUTDOWN_EINT 0x4000 /* SPK_SHUTDOWN_EINT */
- #define WM5100_SPK_SHUTDOWN_EINT_MASK 0x4000 /* SPK_SHUTDOWN_EINT */
- #define WM5100_SPK_SHUTDOWN_EINT_SHIFT 14 /* SPK_SHUTDOWN_EINT */
- #define WM5100_SPK_SHUTDOWN_EINT_WIDTH 1 /* SPK_SHUTDOWN_EINT */
- #define WM5100_HPDET_EINT 0x2000 /* HPDET_EINT */
- #define WM5100_HPDET_EINT_MASK 0x2000 /* HPDET_EINT */
- #define WM5100_HPDET_EINT_SHIFT 13 /* HPDET_EINT */
- #define WM5100_HPDET_EINT_WIDTH 1 /* HPDET_EINT */
- #define WM5100_ACCDET_EINT 0x1000 /* ACCDET_EINT */
- #define WM5100_ACCDET_EINT_MASK 0x1000 /* ACCDET_EINT */
- #define WM5100_ACCDET_EINT_SHIFT 12 /* ACCDET_EINT */
- #define WM5100_ACCDET_EINT_WIDTH 1 /* ACCDET_EINT */
- #define WM5100_DRC_SIG_DET_EINT 0x0200 /* DRC_SIG_DET_EINT */
- #define WM5100_DRC_SIG_DET_EINT_MASK 0x0200 /* DRC_SIG_DET_EINT */
- #define WM5100_DRC_SIG_DET_EINT_SHIFT 9 /* DRC_SIG_DET_EINT */
- #define WM5100_DRC_SIG_DET_EINT_WIDTH 1 /* DRC_SIG_DET_EINT */
- #define WM5100_ASRC2_LOCK_EINT 0x0100 /* ASRC2_LOCK_EINT */
- #define WM5100_ASRC2_LOCK_EINT_MASK 0x0100 /* ASRC2_LOCK_EINT */
- #define WM5100_ASRC2_LOCK_EINT_SHIFT 8 /* ASRC2_LOCK_EINT */
- #define WM5100_ASRC2_LOCK_EINT_WIDTH 1 /* ASRC2_LOCK_EINT */
- #define WM5100_ASRC1_LOCK_EINT 0x0080 /* ASRC1_LOCK_EINT */
- #define WM5100_ASRC1_LOCK_EINT_MASK 0x0080 /* ASRC1_LOCK_EINT */
- #define WM5100_ASRC1_LOCK_EINT_SHIFT 7 /* ASRC1_LOCK_EINT */
- #define WM5100_ASRC1_LOCK_EINT_WIDTH 1 /* ASRC1_LOCK_EINT */
- #define WM5100_FLL2_LOCK_EINT 0x0008 /* FLL2_LOCK_EINT */
- #define WM5100_FLL2_LOCK_EINT_MASK 0x0008 /* FLL2_LOCK_EINT */
- #define WM5100_FLL2_LOCK_EINT_SHIFT 3 /* FLL2_LOCK_EINT */
- #define WM5100_FLL2_LOCK_EINT_WIDTH 1 /* FLL2_LOCK_EINT */
- #define WM5100_FLL1_LOCK_EINT 0x0004 /* FLL1_LOCK_EINT */
- #define WM5100_FLL1_LOCK_EINT_MASK 0x0004 /* FLL1_LOCK_EINT */
- #define WM5100_FLL1_LOCK_EINT_SHIFT 2 /* FLL1_LOCK_EINT */
- #define WM5100_FLL1_LOCK_EINT_WIDTH 1 /* FLL1_LOCK_EINT */
- #define WM5100_CLKGEN_ERR_EINT 0x0002 /* CLKGEN_ERR_EINT */
- #define WM5100_CLKGEN_ERR_EINT_MASK 0x0002 /* CLKGEN_ERR_EINT */
- #define WM5100_CLKGEN_ERR_EINT_SHIFT 1 /* CLKGEN_ERR_EINT */
- #define WM5100_CLKGEN_ERR_EINT_WIDTH 1 /* CLKGEN_ERR_EINT */
- #define WM5100_CLKGEN_ERR_ASYNC_EINT 0x0001 /* CLKGEN_ERR_ASYNC_EINT */
- #define WM5100_CLKGEN_ERR_ASYNC_EINT_MASK 0x0001 /* CLKGEN_ERR_ASYNC_EINT */
- #define WM5100_CLKGEN_ERR_ASYNC_EINT_SHIFT 0 /* CLKGEN_ERR_ASYNC_EINT */
- #define WM5100_CLKGEN_ERR_ASYNC_EINT_WIDTH 1 /* CLKGEN_ERR_ASYNC_EINT */
- /*
- * R3331 (0xD03) - Interrupt Status 4
- */
- #define WM5100_AIF3_ERR_EINT 0x2000 /* AIF3_ERR_EINT */
- #define WM5100_AIF3_ERR_EINT_MASK 0x2000 /* AIF3_ERR_EINT */
- #define WM5100_AIF3_ERR_EINT_SHIFT 13 /* AIF3_ERR_EINT */
- #define WM5100_AIF3_ERR_EINT_WIDTH 1 /* AIF3_ERR_EINT */
- #define WM5100_AIF2_ERR_EINT 0x1000 /* AIF2_ERR_EINT */
- #define WM5100_AIF2_ERR_EINT_MASK 0x1000 /* AIF2_ERR_EINT */
- #define WM5100_AIF2_ERR_EINT_SHIFT 12 /* AIF2_ERR_EINT */
- #define WM5100_AIF2_ERR_EINT_WIDTH 1 /* AIF2_ERR_EINT */
- #define WM5100_AIF1_ERR_EINT 0x0800 /* AIF1_ERR_EINT */
- #define WM5100_AIF1_ERR_EINT_MASK 0x0800 /* AIF1_ERR_EINT */
- #define WM5100_AIF1_ERR_EINT_SHIFT 11 /* AIF1_ERR_EINT */
- #define WM5100_AIF1_ERR_EINT_WIDTH 1 /* AIF1_ERR_EINT */
- #define WM5100_CTRLIF_ERR_EINT 0x0400 /* CTRLIF_ERR_EINT */
- #define WM5100_CTRLIF_ERR_EINT_MASK 0x0400 /* CTRLIF_ERR_EINT */
- #define WM5100_CTRLIF_ERR_EINT_SHIFT 10 /* CTRLIF_ERR_EINT */
- #define WM5100_CTRLIF_ERR_EINT_WIDTH 1 /* CTRLIF_ERR_EINT */
- #define WM5100_ISRC2_UNDERCLOCKED_EINT 0x0200 /* ISRC2_UNDERCLOCKED_EINT */
- #define WM5100_ISRC2_UNDERCLOCKED_EINT_MASK 0x0200 /* ISRC2_UNDERCLOCKED_EINT */
- #define WM5100_ISRC2_UNDERCLOCKED_EINT_SHIFT 9 /* ISRC2_UNDERCLOCKED_EINT */
- #define WM5100_ISRC2_UNDERCLOCKED_EINT_WIDTH 1 /* ISRC2_UNDERCLOCKED_EINT */
- #define WM5100_ISRC1_UNDERCLOCKED_EINT 0x0100 /* ISRC1_UNDERCLOCKED_EINT */
- #define WM5100_ISRC1_UNDERCLOCKED_EINT_MASK 0x0100 /* ISRC1_UNDERCLOCKED_EINT */
- #define WM5100_ISRC1_UNDERCLOCKED_EINT_SHIFT 8 /* ISRC1_UNDERCLOCKED_EINT */
- #define WM5100_ISRC1_UNDERCLOCKED_EINT_WIDTH 1 /* ISRC1_UNDERCLOCKED_EINT */
- #define WM5100_FX_UNDERCLOCKED_EINT 0x0080 /* FX_UNDERCLOCKED_EINT */
- #define WM5100_FX_UNDERCLOCKED_EINT_MASK 0x0080 /* FX_UNDERCLOCKED_EINT */
- #define WM5100_FX_UNDERCLOCKED_EINT_SHIFT 7 /* FX_UNDERCLOCKED_EINT */
- #define WM5100_FX_UNDERCLOCKED_EINT_WIDTH 1 /* FX_UNDERCLOCKED_EINT */
- #define WM5100_AIF3_UNDERCLOCKED_EINT 0x0040 /* AIF3_UNDERCLOCKED_EINT */
- #define WM5100_AIF3_UNDERCLOCKED_EINT_MASK 0x0040 /* AIF3_UNDERCLOCKED_EINT */
- #define WM5100_AIF3_UNDERCLOCKED_EINT_SHIFT 6 /* AIF3_UNDERCLOCKED_EINT */
- #define WM5100_AIF3_UNDERCLOCKED_EINT_WIDTH 1 /* AIF3_UNDERCLOCKED_EINT */
- #define WM5100_AIF2_UNDERCLOCKED_EINT 0x0020 /* AIF2_UNDERCLOCKED_EINT */
- #define WM5100_AIF2_UNDERCLOCKED_EINT_MASK 0x0020 /* AIF2_UNDERCLOCKED_EINT */
- #define WM5100_AIF2_UNDERCLOCKED_EINT_SHIFT 5 /* AIF2_UNDERCLOCKED_EINT */
- #define WM5100_AIF2_UNDERCLOCKED_EINT_WIDTH 1 /* AIF2_UNDERCLOCKED_EINT */
- #define WM5100_AIF1_UNDERCLOCKED_EINT 0x0010 /* AIF1_UNDERCLOCKED_EINT */
- #define WM5100_AIF1_UNDERCLOCKED_EINT_MASK 0x0010 /* AIF1_UNDERCLOCKED_EINT */
- #define WM5100_AIF1_UNDERCLOCKED_EINT_SHIFT 4 /* AIF1_UNDERCLOCKED_EINT */
- #define WM5100_AIF1_UNDERCLOCKED_EINT_WIDTH 1 /* AIF1_UNDERCLOCKED_EINT */
- #define WM5100_ASRC_UNDERCLOCKED_EINT 0x0008 /* ASRC_UNDERCLOCKED_EINT */
- #define WM5100_ASRC_UNDERCLOCKED_EINT_MASK 0x0008 /* ASRC_UNDERCLOCKED_EINT */
- #define WM5100_ASRC_UNDERCLOCKED_EINT_SHIFT 3 /* ASRC_UNDERCLOCKED_EINT */
- #define WM5100_ASRC_UNDERCLOCKED_EINT_WIDTH 1 /* ASRC_UNDERCLOCKED_EINT */
- #define WM5100_DAC_UNDERCLOCKED_EINT 0x0004 /* DAC_UNDERCLOCKED_EINT */
- #define WM5100_DAC_UNDERCLOCKED_EINT_MASK 0x0004 /* DAC_UNDERCLOCKED_EINT */
- #define WM5100_DAC_UNDERCLOCKED_EINT_SHIFT 2 /* DAC_UNDERCLOCKED_EINT */
- #define WM5100_DAC_UNDERCLOCKED_EINT_WIDTH 1 /* DAC_UNDERCLOCKED_EINT */
- #define WM5100_ADC_UNDERCLOCKED_EINT 0x0002 /* ADC_UNDERCLOCKED_EINT */
- #define WM5100_ADC_UNDERCLOCKED_EINT_MASK 0x0002 /* ADC_UNDERCLOCKED_EINT */
- #define WM5100_ADC_UNDERCLOCKED_EINT_SHIFT 1 /* ADC_UNDERCLOCKED_EINT */
- #define WM5100_ADC_UNDERCLOCKED_EINT_WIDTH 1 /* ADC_UNDERCLOCKED_EINT */
- #define WM5100_MIXER_UNDERCLOCKED_EINT 0x0001 /* MIXER_UNDERCLOCKED_EINT */
- #define WM5100_MIXER_UNDERCLOCKED_EINT_MASK 0x0001 /* MIXER_UNDERCLOCKED_EINT */
- #define WM5100_MIXER_UNDERCLOCKED_EINT_SHIFT 0 /* MIXER_UNDERCLOCKED_EINT */
- #define WM5100_MIXER_UNDERCLOCKED_EINT_WIDTH 1 /* MIXER_UNDERCLOCKED_EINT */
- /*
- * R3332 (0xD04) - Interrupt Raw Status 2
- */
- #define WM5100_DSP_IRQ6_STS 0x0020 /* DSP_IRQ6_STS */
- #define WM5100_DSP_IRQ6_STS_MASK 0x0020 /* DSP_IRQ6_STS */
- #define WM5100_DSP_IRQ6_STS_SHIFT 5 /* DSP_IRQ6_STS */
- #define WM5100_DSP_IRQ6_STS_WIDTH 1 /* DSP_IRQ6_STS */
- #define WM5100_DSP_IRQ5_STS 0x0010 /* DSP_IRQ5_STS */
- #define WM5100_DSP_IRQ5_STS_MASK 0x0010 /* DSP_IRQ5_STS */
- #define WM5100_DSP_IRQ5_STS_SHIFT 4 /* DSP_IRQ5_STS */
- #define WM5100_DSP_IRQ5_STS_WIDTH 1 /* DSP_IRQ5_STS */
- #define WM5100_DSP_IRQ4_STS 0x0008 /* DSP_IRQ4_STS */
- #define WM5100_DSP_IRQ4_STS_MASK 0x0008 /* DSP_IRQ4_STS */
- #define WM5100_DSP_IRQ4_STS_SHIFT 3 /* DSP_IRQ4_STS */
- #define WM5100_DSP_IRQ4_STS_WIDTH 1 /* DSP_IRQ4_STS */
- #define WM5100_DSP_IRQ3_STS 0x0004 /* DSP_IRQ3_STS */
- #define WM5100_DSP_IRQ3_STS_MASK 0x0004 /* DSP_IRQ3_STS */
- #define WM5100_DSP_IRQ3_STS_SHIFT 2 /* DSP_IRQ3_STS */
- #define WM5100_DSP_IRQ3_STS_WIDTH 1 /* DSP_IRQ3_STS */
- #define WM5100_DSP_IRQ2_STS 0x0002 /* DSP_IRQ2_STS */
- #define WM5100_DSP_IRQ2_STS_MASK 0x0002 /* DSP_IRQ2_STS */
- #define WM5100_DSP_IRQ2_STS_SHIFT 1 /* DSP_IRQ2_STS */
- #define WM5100_DSP_IRQ2_STS_WIDTH 1 /* DSP_IRQ2_STS */
- #define WM5100_DSP_IRQ1_STS 0x0001 /* DSP_IRQ1_STS */
- #define WM5100_DSP_IRQ1_STS_MASK 0x0001 /* DSP_IRQ1_STS */
- #define WM5100_DSP_IRQ1_STS_SHIFT 0 /* DSP_IRQ1_STS */
- #define WM5100_DSP_IRQ1_STS_WIDTH 1 /* DSP_IRQ1_STS */
- /*
- * R3333 (0xD05) - Interrupt Raw Status 3
- */
- #define WM5100_SPK_SHUTDOWN_WARN_STS 0x8000 /* SPK_SHUTDOWN_WARN_STS */
- #define WM5100_SPK_SHUTDOWN_WARN_STS_MASK 0x8000 /* SPK_SHUTDOWN_WARN_STS */
- #define WM5100_SPK_SHUTDOWN_WARN_STS_SHIFT 15 /* SPK_SHUTDOWN_WARN_STS */
- #define WM5100_SPK_SHUTDOWN_WARN_STS_WIDTH 1 /* SPK_SHUTDOWN_WARN_STS */
- #define WM5100_SPK_SHUTDOWN_STS 0x4000 /* SPK_SHUTDOWN_STS */
- #define WM5100_SPK_SHUTDOWN_STS_MASK 0x4000 /* SPK_SHUTDOWN_STS */
- #define WM5100_SPK_SHUTDOWN_STS_SHIFT 14 /* SPK_SHUTDOWN_STS */
- #define WM5100_SPK_SHUTDOWN_STS_WIDTH 1 /* SPK_SHUTDOWN_STS */
- #define WM5100_HPDET_STS 0x2000 /* HPDET_STS */
- #define WM5100_HPDET_STS_MASK 0x2000 /* HPDET_STS */
- #define WM5100_HPDET_STS_SHIFT 13 /* HPDET_STS */
- #define WM5100_HPDET_STS_WIDTH 1 /* HPDET_STS */
- #define WM5100_DRC_SID_DET_STS 0x0200 /* DRC_SID_DET_STS */
- #define WM5100_DRC_SID_DET_STS_MASK 0x0200 /* DRC_SID_DET_STS */
- #define WM5100_DRC_SID_DET_STS_SHIFT 9 /* DRC_SID_DET_STS */
- #define WM5100_DRC_SID_DET_STS_WIDTH 1 /* DRC_SID_DET_STS */
- #define WM5100_ASRC2_LOCK_STS 0x0100 /* ASRC2_LOCK_STS */
- #define WM5100_ASRC2_LOCK_STS_MASK 0x0100 /* ASRC2_LOCK_STS */
- #define WM5100_ASRC2_LOCK_STS_SHIFT 8 /* ASRC2_LOCK_STS */
- #define WM5100_ASRC2_LOCK_STS_WIDTH 1 /* ASRC2_LOCK_STS */
- #define WM5100_ASRC1_LOCK_STS 0x0080 /* ASRC1_LOCK_STS */
- #define WM5100_ASRC1_LOCK_STS_MASK 0x0080 /* ASRC1_LOCK_STS */
- #define WM5100_ASRC1_LOCK_STS_SHIFT 7 /* ASRC1_LOCK_STS */
- #define WM5100_ASRC1_LOCK_STS_WIDTH 1 /* ASRC1_LOCK_STS */
- #define WM5100_FLL2_LOCK_STS 0x0008 /* FLL2_LOCK_STS */
- #define WM5100_FLL2_LOCK_STS_MASK 0x0008 /* FLL2_LOCK_STS */
- #define WM5100_FLL2_LOCK_STS_SHIFT 3 /* FLL2_LOCK_STS */
- #define WM5100_FLL2_LOCK_STS_WIDTH 1 /* FLL2_LOCK_STS */
- #define WM5100_FLL1_LOCK_STS 0x0004 /* FLL1_LOCK_STS */
- #define WM5100_FLL1_LOCK_STS_MASK 0x0004 /* FLL1_LOCK_STS */
- #define WM5100_FLL1_LOCK_STS_SHIFT 2 /* FLL1_LOCK_STS */
- #define WM5100_FLL1_LOCK_STS_WIDTH 1 /* FLL1_LOCK_STS */
- #define WM5100_CLKGEN_ERR_STS 0x0002 /* CLKGEN_ERR_STS */
- #define WM5100_CLKGEN_ERR_STS_MASK 0x0002 /* CLKGEN_ERR_STS */
- #define WM5100_CLKGEN_ERR_STS_SHIFT 1 /* CLKGEN_ERR_STS */
- #define WM5100_CLKGEN_ERR_STS_WIDTH 1 /* CLKGEN_ERR_STS */
- #define WM5100_CLKGEN_ERR_ASYNC_STS 0x0001 /* CLKGEN_ERR_ASYNC_STS */
- #define WM5100_CLKGEN_ERR_ASYNC_STS_MASK 0x0001 /* CLKGEN_ERR_ASYNC_STS */
- #define WM5100_CLKGEN_ERR_ASYNC_STS_SHIFT 0 /* CLKGEN_ERR_ASYNC_STS */
- #define WM5100_CLKGEN_ERR_ASYNC_STS_WIDTH 1 /* CLKGEN_ERR_ASYNC_STS */
- /*
- * R3334 (0xD06) - Interrupt Raw Status 4
- */
- #define WM5100_AIF3_ERR_STS 0x2000 /* AIF3_ERR_STS */
- #define WM5100_AIF3_ERR_STS_MASK 0x2000 /* AIF3_ERR_STS */
- #define WM5100_AIF3_ERR_STS_SHIFT 13 /* AIF3_ERR_STS */
- #define WM5100_AIF3_ERR_STS_WIDTH 1 /* AIF3_ERR_STS */
- #define WM5100_AIF2_ERR_STS 0x1000 /* AIF2_ERR_STS */
- #define WM5100_AIF2_ERR_STS_MASK 0x1000 /* AIF2_ERR_STS */
- #define WM5100_AIF2_ERR_STS_SHIFT 12 /* AIF2_ERR_STS */
- #define WM5100_AIF2_ERR_STS_WIDTH 1 /* AIF2_ERR_STS */
- #define WM5100_AIF1_ERR_STS 0x0800 /* AIF1_ERR_STS */
- #define WM5100_AIF1_ERR_STS_MASK 0x0800 /* AIF1_ERR_STS */
- #define WM5100_AIF1_ERR_STS_SHIFT 11 /* AIF1_ERR_STS */
- #define WM5100_AIF1_ERR_STS_WIDTH 1 /* AIF1_ERR_STS */
- #define WM5100_CTRLIF_ERR_STS 0x0400 /* CTRLIF_ERR_STS */
- #define WM5100_CTRLIF_ERR_STS_MASK 0x0400 /* CTRLIF_ERR_STS */
- #define WM5100_CTRLIF_ERR_STS_SHIFT 10 /* CTRLIF_ERR_STS */
- #define WM5100_CTRLIF_ERR_STS_WIDTH 1 /* CTRLIF_ERR_STS */
- #define WM5100_ISRC2_UNDERCLOCKED_STS 0x0200 /* ISRC2_UNDERCLOCKED_STS */
- #define WM5100_ISRC2_UNDERCLOCKED_STS_MASK 0x0200 /* ISRC2_UNDERCLOCKED_STS */
- #define WM5100_ISRC2_UNDERCLOCKED_STS_SHIFT 9 /* ISRC2_UNDERCLOCKED_STS */
- #define WM5100_ISRC2_UNDERCLOCKED_STS_WIDTH 1 /* ISRC2_UNDERCLOCKED_STS */
- #define WM5100_ISRC1_UNDERCLOCKED_STS 0x0100 /* ISRC1_UNDERCLOCKED_STS */
- #define WM5100_ISRC1_UNDERCLOCKED_STS_MASK 0x0100 /* ISRC1_UNDERCLOCKED_STS */
- #define WM5100_ISRC1_UNDERCLOCKED_STS_SHIFT 8 /* ISRC1_UNDERCLOCKED_STS */
- #define WM5100_ISRC1_UNDERCLOCKED_STS_WIDTH 1 /* ISRC1_UNDERCLOCKED_STS */
- #define WM5100_FX_UNDERCLOCKED_STS 0x0080 /* FX_UNDERCLOCKED_STS */
- #define WM5100_FX_UNDERCLOCKED_STS_MASK 0x0080 /* FX_UNDERCLOCKED_STS */
- #define WM5100_FX_UNDERCLOCKED_STS_SHIFT 7 /* FX_UNDERCLOCKED_STS */
- #define WM5100_FX_UNDERCLOCKED_STS_WIDTH 1 /* FX_UNDERCLOCKED_STS */
- #define WM5100_AIF3_UNDERCLOCKED_STS 0x0040 /* AIF3_UNDERCLOCKED_STS */
- #define WM5100_AIF3_UNDERCLOCKED_STS_MASK 0x0040 /* AIF3_UNDERCLOCKED_STS */
- #define WM5100_AIF3_UNDERCLOCKED_STS_SHIFT 6 /* AIF3_UNDERCLOCKED_STS */
- #define WM5100_AIF3_UNDERCLOCKED_STS_WIDTH 1 /* AIF3_UNDERCLOCKED_STS */
- #define WM5100_AIF2_UNDERCLOCKED_STS 0x0020 /* AIF2_UNDERCLOCKED_STS */
- #define WM5100_AIF2_UNDERCLOCKED_STS_MASK 0x0020 /* AIF2_UNDERCLOCKED_STS */
- #define WM5100_AIF2_UNDERCLOCKED_STS_SHIFT 5 /* AIF2_UNDERCLOCKED_STS */
- #define WM5100_AIF2_UNDERCLOCKED_STS_WIDTH 1 /* AIF2_UNDERCLOCKED_STS */
- #define WM5100_AIF1_UNDERCLOCKED_STS 0x0010 /* AIF1_UNDERCLOCKED_STS */
- #define WM5100_AIF1_UNDERCLOCKED_STS_MASK 0x0010 /* AIF1_UNDERCLOCKED_STS */
- #define WM5100_AIF1_UNDERCLOCKED_STS_SHIFT 4 /* AIF1_UNDERCLOCKED_STS */
- #define WM5100_AIF1_UNDERCLOCKED_STS_WIDTH 1 /* AIF1_UNDERCLOCKED_STS */
- #define WM5100_ASRC_UNDERCLOCKED_STS 0x0008 /* ASRC_UNDERCLOCKED_STS */
- #define WM5100_ASRC_UNDERCLOCKED_STS_MASK 0x0008 /* ASRC_UNDERCLOCKED_STS */
- #define WM5100_ASRC_UNDERCLOCKED_STS_SHIFT 3 /* ASRC_UNDERCLOCKED_STS */
- #define WM5100_ASRC_UNDERCLOCKED_STS_WIDTH 1 /* ASRC_UNDERCLOCKED_STS */
- #define WM5100_DAC_UNDERCLOCKED_STS 0x0004 /* DAC_UNDERCLOCKED_STS */
- #define WM5100_DAC_UNDERCLOCKED_STS_MASK 0x0004 /* DAC_UNDERCLOCKED_STS */
- #define WM5100_DAC_UNDERCLOCKED_STS_SHIFT 2 /* DAC_UNDERCLOCKED_STS */
- #define WM5100_DAC_UNDERCLOCKED_STS_WIDTH 1 /* DAC_UNDERCLOCKED_STS */
- #define WM5100_ADC_UNDERCLOCKED_STS 0x0002 /* ADC_UNDERCLOCKED_STS */
- #define WM5100_ADC_UNDERCLOCKED_STS_MASK 0x0002 /* ADC_UNDERCLOCKED_STS */
- #define WM5100_ADC_UNDERCLOCKED_STS_SHIFT 1 /* ADC_UNDERCLOCKED_STS */
- #define WM5100_ADC_UNDERCLOCKED_STS_WIDTH 1 /* ADC_UNDERCLOCKED_STS */
- #define WM5100_MIXER_UNDERCLOCKED_STS 0x0001 /* MIXER_UNDERCLOCKED_STS */
- #define WM5100_MIXER_UNDERCLOCKED_STS_MASK 0x0001 /* MIXER_UNDERCLOCKED_STS */
- #define WM5100_MIXER_UNDERCLOCKED_STS_SHIFT 0 /* MIXER_UNDERCLOCKED_STS */
- #define WM5100_MIXER_UNDERCLOCKED_STS_WIDTH 1 /* MIXER_UNDERCLOCKED_STS */
- /*
- * R3335 (0xD07) - Interrupt Status 1 Mask
- */
- #define WM5100_IM_GP6_EINT 0x0020 /* IM_GP6_EINT */
- #define WM5100_IM_GP6_EINT_MASK 0x0020 /* IM_GP6_EINT */
- #define WM5100_IM_GP6_EINT_SHIFT 5 /* IM_GP6_EINT */
- #define WM5100_IM_GP6_EINT_WIDTH 1 /* IM_GP6_EINT */
- #define WM5100_IM_GP5_EINT 0x0010 /* IM_GP5_EINT */
- #define WM5100_IM_GP5_EINT_MASK 0x0010 /* IM_GP5_EINT */
- #define WM5100_IM_GP5_EINT_SHIFT 4 /* IM_GP5_EINT */
- #define WM5100_IM_GP5_EINT_WIDTH 1 /* IM_GP5_EINT */
- #define WM5100_IM_GP4_EINT 0x0008 /* IM_GP4_EINT */
- #define WM5100_IM_GP4_EINT_MASK 0x0008 /* IM_GP4_EINT */
- #define WM5100_IM_GP4_EINT_SHIFT 3 /* IM_GP4_EINT */
- #define WM5100_IM_GP4_EINT_WIDTH 1 /* IM_GP4_EINT */
- #define WM5100_IM_GP3_EINT 0x0004 /* IM_GP3_EINT */
- #define WM5100_IM_GP3_EINT_MASK 0x0004 /* IM_GP3_EINT */
- #define WM5100_IM_GP3_EINT_SHIFT 2 /* IM_GP3_EINT */
- #define WM5100_IM_GP3_EINT_WIDTH 1 /* IM_GP3_EINT */
- #define WM5100_IM_GP2_EINT 0x0002 /* IM_GP2_EINT */
- #define WM5100_IM_GP2_EINT_MASK 0x0002 /* IM_GP2_EINT */
- #define WM5100_IM_GP2_EINT_SHIFT 1 /* IM_GP2_EINT */
- #define WM5100_IM_GP2_EINT_WIDTH 1 /* IM_GP2_EINT */
- #define WM5100_IM_GP1_EINT 0x0001 /* IM_GP1_EINT */
- #define WM5100_IM_GP1_EINT_MASK 0x0001 /* IM_GP1_EINT */
- #define WM5100_IM_GP1_EINT_SHIFT 0 /* IM_GP1_EINT */
- #define WM5100_IM_GP1_EINT_WIDTH 1 /* IM_GP1_EINT */
- /*
- * R3336 (0xD08) - Interrupt Status 2 Mask
- */
- #define WM5100_IM_DSP_IRQ6_EINT 0x0020 /* IM_DSP_IRQ6_EINT */
- #define WM5100_IM_DSP_IRQ6_EINT_MASK 0x0020 /* IM_DSP_IRQ6_EINT */
- #define WM5100_IM_DSP_IRQ6_EINT_SHIFT 5 /* IM_DSP_IRQ6_EINT */
- #define WM5100_IM_DSP_IRQ6_EINT_WIDTH 1 /* IM_DSP_IRQ6_EINT */
- #define WM5100_IM_DSP_IRQ5_EINT 0x0010 /* IM_DSP_IRQ5_EINT */
- #define WM5100_IM_DSP_IRQ5_EINT_MASK 0x0010 /* IM_DSP_IRQ5_EINT */
- #define WM5100_IM_DSP_IRQ5_EINT_SHIFT 4 /* IM_DSP_IRQ5_EINT */
- #define WM5100_IM_DSP_IRQ5_EINT_WIDTH 1 /* IM_DSP_IRQ5_EINT */
- #define WM5100_IM_DSP_IRQ4_EINT 0x0008 /* IM_DSP_IRQ4_EINT */
- #define WM5100_IM_DSP_IRQ4_EINT_MASK 0x0008 /* IM_DSP_IRQ4_EINT */
- #define WM5100_IM_DSP_IRQ4_EINT_SHIFT 3 /* IM_DSP_IRQ4_EINT */
- #define WM5100_IM_DSP_IRQ4_EINT_WIDTH 1 /* IM_DSP_IRQ4_EINT */
- #define WM5100_IM_DSP_IRQ3_EINT 0x0004 /* IM_DSP_IRQ3_EINT */
- #define WM5100_IM_DSP_IRQ3_EINT_MASK 0x0004 /* IM_DSP_IRQ3_EINT */
- #define WM5100_IM_DSP_IRQ3_EINT_SHIFT 2 /* IM_DSP_IRQ3_EINT */
- #define WM5100_IM_DSP_IRQ3_EINT_WIDTH 1 /* IM_DSP_IRQ3_EINT */
- #define WM5100_IM_DSP_IRQ2_EINT 0x0002 /* IM_DSP_IRQ2_EINT */
- #define WM5100_IM_DSP_IRQ2_EINT_MASK 0x0002 /* IM_DSP_IRQ2_EINT */
- #define WM5100_IM_DSP_IRQ2_EINT_SHIFT 1 /* IM_DSP_IRQ2_EINT */
- #define WM5100_IM_DSP_IRQ2_EINT_WIDTH 1 /* IM_DSP_IRQ2_EINT */
- #define WM5100_IM_DSP_IRQ1_EINT 0x0001 /* IM_DSP_IRQ1_EINT */
- #define WM5100_IM_DSP_IRQ1_EINT_MASK 0x0001 /* IM_DSP_IRQ1_EINT */
- #define WM5100_IM_DSP_IRQ1_EINT_SHIFT 0 /* IM_DSP_IRQ1_EINT */
- #define WM5100_IM_DSP_IRQ1_EINT_WIDTH 1 /* IM_DSP_IRQ1_EINT */
- /*
- * R3337 (0xD09) - Interrupt Status 3 Mask
- */
- #define WM5100_IM_SPK_SHUTDOWN_WARN_EINT 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT */
- #define WM5100_IM_SPK_SHUTDOWN_WARN_EINT_MASK 0x8000 /* IM_SPK_SHUTDOWN_WARN_EINT */
- #define WM5100_IM_SPK_SHUTDOWN_WARN_EINT_SHIFT 15 /* IM_SPK_SHUTDOWN_WARN_EINT */
- #define WM5100_IM_SPK_SHUTDOWN_WARN_EINT_WIDTH 1 /* IM_SPK_SHUTDOWN_WARN_EINT */
- #define WM5100_IM_SPK_SHUTDOWN_EINT 0x4000 /* IM_SPK_SHUTDOWN_EINT */
- #define WM5100_IM_SPK_SHUTDOWN_EINT_MASK 0x4000 /* IM_SPK_SHUTDOWN_EINT */
- #define WM5100_IM_SPK_SHUTDOWN_EINT_SHIFT 14 /* IM_SPK_SHUTDOWN_EINT */
- #define WM5100_IM_SPK_SHUTDOWN_EINT_WIDTH 1 /* IM_SPK_SHUTDOWN_EINT */
- #define WM5100_IM_HPDET_EINT 0x2000 /* IM_HPDET_EINT */
- #define WM5100_IM_HPDET_EINT_MASK 0x2000 /* IM_HPDET_EINT */
- #define WM5100_IM_HPDET_EINT_SHIFT 13 /* IM_HPDET_EINT */
- #define WM5100_IM_HPDET_EINT_WIDTH 1 /* IM_HPDET_EINT */
- #define WM5100_IM_ACCDET_EINT 0x1000 /* IM_ACCDET_EINT */
- #define WM5100_IM_ACCDET_EINT_MASK 0x1000 /* IM_ACCDET_EINT */
- #define WM5100_IM_ACCDET_EINT_SHIFT 12 /* IM_ACCDET_EINT */
- #define WM5100_IM_ACCDET_EINT_WIDTH 1 /* IM_ACCDET_EINT */
- #define WM5100_IM_DRC_SIG_DET_EINT 0x0200 /* IM_DRC_SIG_DET_EINT */
- #define WM5100_IM_DRC_SIG_DET_EINT_MASK 0x0200 /* IM_DRC_SIG_DET_EINT */
- #define WM5100_IM_DRC_SIG_DET_EINT_SHIFT 9 /* IM_DRC_SIG_DET_EINT */
- #define WM5100_IM_DRC_SIG_DET_EINT_WIDTH 1 /* IM_DRC_SIG_DET_EINT */
- #define WM5100_IM_ASRC2_LOCK_EINT 0x0100 /* IM_ASRC2_LOCK_EINT */
- #define WM5100_IM_ASRC2_LOCK_EINT_MASK 0x0100 /* IM_ASRC2_LOCK_EINT */
- #define WM5100_IM_ASRC2_LOCK_EINT_SHIFT 8 /* IM_ASRC2_LOCK_EINT */
- #define WM5100_IM_ASRC2_LOCK_EINT_WIDTH 1 /* IM_ASRC2_LOCK_EINT */
- #define WM5100_IM_ASRC1_LOCK_EINT 0x0080 /* IM_ASRC1_LOCK_EINT */
- #define WM5100_IM_ASRC1_LOCK_EINT_MASK 0x0080 /* IM_ASRC1_LOCK_EINT */
- #define WM5100_IM_ASRC1_LOCK_EINT_SHIFT 7 /* IM_ASRC1_LOCK_EINT */
- #define WM5100_IM_ASRC1_LOCK_EINT_WIDTH 1 /* IM_ASRC1_LOCK_EINT */
- #define WM5100_IM_FLL2_LOCK_EINT 0x0008 /* IM_FLL2_LOCK_EINT */
- #define WM5100_IM_FLL2_LOCK_EINT_MASK 0x0008 /* IM_FLL2_LOCK_EINT */
- #define WM5100_IM_FLL2_LOCK_EINT_SHIFT 3 /* IM_FLL2_LOCK_EINT */
- #define WM5100_IM_FLL2_LOCK_EINT_WIDTH 1 /* IM_FLL2_LOCK_EINT */
- #define WM5100_IM_FLL1_LOCK_EINT 0x0004 /* IM_FLL1_LOCK_EINT */
- #define WM5100_IM_FLL1_LOCK_EINT_MASK 0x0004 /* IM_FLL1_LOCK_EINT */
- #define WM5100_IM_FLL1_LOCK_EINT_SHIFT 2 /* IM_FLL1_LOCK_EINT */
- #define WM5100_IM_FLL1_LOCK_EINT_WIDTH 1 /* IM_FLL1_LOCK_EINT */
- #define WM5100_IM_CLKGEN_ERR_EINT 0x0002 /* IM_CLKGEN_ERR_EINT */
- #define WM5100_IM_CLKGEN_ERR_EINT_MASK 0x0002 /* IM_CLKGEN_ERR_EINT */
- #define WM5100_IM_CLKGEN_ERR_EINT_SHIFT 1 /* IM_CLKGEN_ERR_EINT */
- #define WM5100_IM_CLKGEN_ERR_EINT_WIDTH 1 /* IM_CLKGEN_ERR_EINT */
- #define WM5100_IM_CLKGEN_ERR_ASYNC_EINT 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT */
- #define WM5100_IM_CLKGEN_ERR_ASYNC_EINT_MASK 0x0001 /* IM_CLKGEN_ERR_ASYNC_EINT */
- #define WM5100_IM_CLKGEN_ERR_ASYNC_EINT_SHIFT 0 /* IM_CLKGEN_ERR_ASYNC_EINT */
- #define WM5100_IM_CLKGEN_ERR_ASYNC_EINT_WIDTH 1 /* IM_CLKGEN_ERR_ASYNC_EINT */
- /*
- * R3338 (0xD0A) - Interrupt Status 4 Mask
- */
- #define WM5100_IM_AIF3_ERR_EINT 0x2000 /* IM_AIF3_ERR_EINT */
- #define WM5100_IM_AIF3_ERR_EINT_MASK 0x2000 /* IM_AIF3_ERR_EINT */
- #define WM5100_IM_AIF3_ERR_EINT_SHIFT 13 /* IM_AIF3_ERR_EINT */
- #define WM5100_IM_AIF3_ERR_EINT_WIDTH 1 /* IM_AIF3_ERR_EINT */
- #define WM5100_IM_AIF2_ERR_EINT 0x1000 /* IM_AIF2_ERR_EINT */
- #define WM5100_IM_AIF2_ERR_EINT_MASK 0x1000 /* IM_AIF2_ERR_EINT */
- #define WM5100_IM_AIF2_ERR_EINT_SHIFT 12 /* IM_AIF2_ERR_EINT */
- #define WM5100_IM_AIF2_ERR_EINT_WIDTH 1 /* IM_AIF2_ERR_EINT */
- #define WM5100_IM_AIF1_ERR_EINT 0x0800 /* IM_AIF1_ERR_EINT */
- #define WM5100_IM_AIF1_ERR_EINT_MASK 0x0800 /* IM_AIF1_ERR_EINT */
- #define WM5100_IM_AIF1_ERR_EINT_SHIFT 11 /* IM_AIF1_ERR_EINT */
- #define WM5100_IM_AIF1_ERR_EINT_WIDTH 1 /* IM_AIF1_ERR_EINT */
- #define WM5100_IM_CTRLIF_ERR_EINT 0x0400 /* IM_CTRLIF_ERR_EINT */
- #define WM5100_IM_CTRLIF_ERR_EINT_MASK 0x0400 /* IM_CTRLIF_ERR_EINT */
- #define WM5100_IM_CTRLIF_ERR_EINT_SHIFT 10 /* IM_CTRLIF_ERR_EINT */
- #define WM5100_IM_CTRLIF_ERR_EINT_WIDTH 1 /* IM_CTRLIF_ERR_EINT */
- #define WM5100_IM_ISRC2_UNDERCLOCKED_EINT 0x0200 /* IM_ISRC2_UNDERCLOCKED_EINT */
- #define WM5100_IM_ISRC2_UNDERCLOCKED_EINT_MASK 0x0200 /* IM_ISRC2_UNDERCLOCKED_EINT */
- #define WM5100_IM_ISRC2_UNDERCLOCKED_EINT_SHIFT 9 /* IM_ISRC2_UNDERCLOCKED_EINT */
- #define WM5100_IM_ISRC2_UNDERCLOCKED_EINT_WIDTH 1 /* IM_ISRC2_UNDERCLOCKED_EINT */
- #define WM5100_IM_ISRC1_UNDERCLOCKED_EINT 0x0100 /* IM_ISRC1_UNDERCLOCKED_EINT */
- #define WM5100_IM_ISRC1_UNDERCLOCKED_EINT_MASK 0x0100 /* IM_ISRC1_UNDERCLOCKED_EINT */
- #define WM5100_IM_ISRC1_UNDERCLOCKED_EINT_SHIFT 8 /* IM_ISRC1_UNDERCLOCKED_EINT */
- #define WM5100_IM_ISRC1_UNDERCLOCKED_EINT_WIDTH 1 /* IM_ISRC1_UNDERCLOCKED_EINT */
- #define WM5100_IM_FX_UNDERCLOCKED_EINT 0x0080 /* IM_FX_UNDERCLOCKED_EINT */
- #define WM5100_IM_FX_UNDERCLOCKED_EINT_MASK 0x0080 /* IM_FX_UNDERCLOCKED_EINT */
- #define WM5100_IM_FX_UNDERCLOCKED_EINT_SHIFT 7 /* IM_FX_UNDERCLOCKED_EINT */
- #define WM5100_IM_FX_UNDERCLOCKED_EINT_WIDTH 1 /* IM_FX_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF3_UNDERCLOCKED_EINT 0x0040 /* IM_AIF3_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF3_UNDERCLOCKED_EINT_MASK 0x0040 /* IM_AIF3_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF3_UNDERCLOCKED_EINT_SHIFT 6 /* IM_AIF3_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF3_UNDERCLOCKED_EINT_WIDTH 1 /* IM_AIF3_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF2_UNDERCLOCKED_EINT 0x0020 /* IM_AIF2_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF2_UNDERCLOCKED_EINT_MASK 0x0020 /* IM_AIF2_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF2_UNDERCLOCKED_EINT_SHIFT 5 /* IM_AIF2_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF2_UNDERCLOCKED_EINT_WIDTH 1 /* IM_AIF2_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF1_UNDERCLOCKED_EINT 0x0010 /* IM_AIF1_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF1_UNDERCLOCKED_EINT_MASK 0x0010 /* IM_AIF1_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF1_UNDERCLOCKED_EINT_SHIFT 4 /* IM_AIF1_UNDERCLOCKED_EINT */
- #define WM5100_IM_AIF1_UNDERCLOCKED_EINT_WIDTH 1 /* IM_AIF1_UNDERCLOCKED_EINT */
- #define WM5100_IM_ASRC_UNDERCLOCKED_EINT 0x0008 /* IM_ASRC_UNDERCLOCKED_EINT */
- #define WM5100_IM_ASRC_UNDERCLOCKED_EINT_MASK 0x0008 /* IM_ASRC_UNDERCLOCKED_EINT */
- #define WM5100_IM_ASRC_UNDERCLOCKED_EINT_SHIFT 3 /* IM_ASRC_UNDERCLOCKED_EINT */
- #define WM5100_IM_ASRC_UNDERCLOCKED_EINT_WIDTH 1 /* IM_ASRC_UNDERCLOCKED_EINT */
- #define WM5100_IM_DAC_UNDERCLOCKED_EINT 0x0004 /* IM_DAC_UNDERCLOCKED_EINT */
- #define WM5100_IM_DAC_UNDERCLOCKED_EINT_MASK 0x0004 /* IM_DAC_UNDERCLOCKED_EINT */
- #define WM5100_IM_DAC_UNDERCLOCKED_EINT_SHIFT 2 /* IM_DAC_UNDERCLOCKED_EINT */
- #define WM5100_IM_DAC_UNDERCLOCKED_EINT_WIDTH 1 /* IM_DAC_UNDERCLOCKED_EINT */
- #define WM5100_IM_ADC_UNDERCLOCKED_EINT 0x0002 /* IM_ADC_UNDERCLOCKED_EINT */
- #define WM5100_IM_ADC_UNDERCLOCKED_EINT_MASK 0x0002 /* IM_ADC_UNDERCLOCKED_EINT */
- #define WM5100_IM_ADC_UNDERCLOCKED_EINT_SHIFT 1 /* IM_ADC_UNDERCLOCKED_EINT */
- #define WM5100_IM_ADC_UNDERCLOCKED_EINT_WIDTH 1 /* IM_ADC_UNDERCLOCKED_EINT */
- #define WM5100_IM_MIXER_UNDERCLOCKED_EINT 0x0001 /* IM_MIXER_UNDERCLOCKED_EINT */
- #define WM5100_IM_MIXER_UNDERCLOCKED_EINT_MASK 0x0001 /* IM_MIXER_UNDERCLOCKED_EINT */
- #define WM5100_IM_MIXER_UNDERCLOCKED_EINT_SHIFT 0 /* IM_MIXER_UNDERCLOCKED_EINT */
- #define WM5100_IM_MIXER_UNDERCLOCKED_EINT_WIDTH 1 /* IM_MIXER_UNDERCLOCKED_EINT */
- /*
- * R3359 (0xD1F) - Interrupt Control
- */
- #define WM5100_IM_IRQ 0x0001 /* IM_IRQ */
- #define WM5100_IM_IRQ_MASK 0x0001 /* IM_IRQ */
- #define WM5100_IM_IRQ_SHIFT 0 /* IM_IRQ */
- #define WM5100_IM_IRQ_WIDTH 1 /* IM_IRQ */
- /*
- * R3360 (0xD20) - IRQ Debounce 1
- */
- #define WM5100_SPK_SHUTDOWN_WARN_DB 0x0200 /* SPK_SHUTDOWN_WARN_DB */
- #define WM5100_SPK_SHUTDOWN_WARN_DB_MASK 0x0200 /* SPK_SHUTDOWN_WARN_DB */
- #define WM5100_SPK_SHUTDOWN_WARN_DB_SHIFT 9 /* SPK_SHUTDOWN_WARN_DB */
- #define WM5100_SPK_SHUTDOWN_WARN_DB_WIDTH 1 /* SPK_SHUTDOWN_WARN_DB */
- #define WM5100_SPK_SHUTDOWN_DB 0x0100 /* SPK_SHUTDOWN_DB */
- #define WM5100_SPK_SHUTDOWN_DB_MASK 0x0100 /* SPK_SHUTDOWN_DB */
- #define WM5100_SPK_SHUTDOWN_DB_SHIFT 8 /* SPK_SHUTDOWN_DB */
- #define WM5100_SPK_SHUTDOWN_DB_WIDTH 1 /* SPK_SHUTDOWN_DB */
- #define WM5100_FLL1_LOCK_IRQ_DB 0x0008 /* FLL1_LOCK_IRQ_DB */
- #define WM5100_FLL1_LOCK_IRQ_DB_MASK 0x0008 /* FLL1_LOCK_IRQ_DB */
- #define WM5100_FLL1_LOCK_IRQ_DB_SHIFT 3 /* FLL1_LOCK_IRQ_DB */
- #define WM5100_FLL1_LOCK_IRQ_DB_WIDTH 1 /* FLL1_LOCK_IRQ_DB */
- #define WM5100_FLL2_LOCK_IRQ_DB 0x0004 /* FLL2_LOCK_IRQ_DB */
- #define WM5100_FLL2_LOCK_IRQ_DB_MASK 0x0004 /* FLL2_LOCK_IRQ_DB */
- #define WM5100_FLL2_LOCK_IRQ_DB_SHIFT 2 /* FLL2_LOCK_IRQ_DB */
- #define WM5100_FLL2_LOCK_IRQ_DB_WIDTH 1 /* FLL2_LOCK_IRQ_DB */
- #define WM5100_CLKGEN_ERR_IRQ_DB 0x0002 /* CLKGEN_ERR_IRQ_DB */
- #define WM5100_CLKGEN_ERR_IRQ_DB_MASK 0x0002 /* CLKGEN_ERR_IRQ_DB */
- #define WM5100_CLKGEN_ERR_IRQ_DB_SHIFT 1 /* CLKGEN_ERR_IRQ_DB */
- #define WM5100_CLKGEN_ERR_IRQ_DB_WIDTH 1 /* CLKGEN_ERR_IRQ_DB */
- #define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB 0x0001 /* CLKGEN_ERR_ASYNC_IRQ_DB */
- #define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB_MASK 0x0001 /* CLKGEN_ERR_ASYNC_IRQ_DB */
- #define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB_SHIFT 0 /* CLKGEN_ERR_ASYNC_IRQ_DB */
- #define WM5100_CLKGEN_ERR_ASYNC_IRQ_DB_WIDTH 1 /* CLKGEN_ERR_ASYNC_IRQ_DB */
- /*
- * R3361 (0xD21) - IRQ Debounce 2
- */
- #define WM5100_AIF_ERR_DB 0x0001 /* AIF_ERR_DB */
- #define WM5100_AIF_ERR_DB_MASK 0x0001 /* AIF_ERR_DB */
- #define WM5100_AIF_ERR_DB_SHIFT 0 /* AIF_ERR_DB */
- #define WM5100_AIF_ERR_DB_WIDTH 1 /* AIF_ERR_DB */
- /*
- * R3584 (0xE00) - FX_Ctrl
- */
- #define WM5100_FX_STS_MASK 0xFFC0 /* FX_STS - [15:6] */
- #define WM5100_FX_STS_SHIFT 6 /* FX_STS - [15:6] */
- #define WM5100_FX_STS_WIDTH 10 /* FX_STS - [15:6] */
- #define WM5100_FX_RATE_MASK 0x0003 /* FX_RATE - [1:0] */
- #define WM5100_FX_RATE_SHIFT 0 /* FX_RATE - [1:0] */
- #define WM5100_FX_RATE_WIDTH 2 /* FX_RATE - [1:0] */
- /*
- * R3600 (0xE10) - EQ1_1
- */
- #define WM5100_EQ1_B1_GAIN_MASK 0xF800 /* EQ1_B1_GAIN - [15:11] */
- #define WM5100_EQ1_B1_GAIN_SHIFT 11 /* EQ1_B1_GAIN - [15:11] */
- #define WM5100_EQ1_B1_GAIN_WIDTH 5 /* EQ1_B1_GAIN - [15:11] */
- #define WM5100_EQ1_B2_GAIN_MASK 0x07C0 /* EQ1_B2_GAIN - [10:6] */
- #define WM5100_EQ1_B2_GAIN_SHIFT 6 /* EQ1_B2_GAIN - [10:6] */
- #define WM5100_EQ1_B2_GAIN_WIDTH 5 /* EQ1_B2_GAIN - [10:6] */
- #define WM5100_EQ1_B3_GAIN_MASK 0x003E /* EQ1_B3_GAIN - [5:1] */
- #define WM5100_EQ1_B3_GAIN_SHIFT 1 /* EQ1_B3_GAIN - [5:1] */
- #define WM5100_EQ1_B3_GAIN_WIDTH 5 /* EQ1_B3_GAIN - [5:1] */
- #define WM5100_EQ1_ENA 0x0001 /* EQ1_ENA */
- #define WM5100_EQ1_ENA_MASK 0x0001 /* EQ1_ENA */
- #define WM5100_EQ1_ENA_SHIFT 0 /* EQ1_ENA */
- #define WM5100_EQ1_ENA_WIDTH 1 /* EQ1_ENA */
- /*
- * R3601 (0xE11) - EQ1_2
- */
- #define WM5100_EQ1_B4_GAIN_MASK 0xF800 /* EQ1_B4_GAIN - [15:11] */
- #define WM5100_EQ1_B4_GAIN_SHIFT 11 /* EQ1_B4_GAIN - [15:11] */
- #define WM5100_EQ1_B4_GAIN_WIDTH 5 /* EQ1_B4_GAIN - [15:11] */
- #define WM5100_EQ1_B5_GAIN_MASK 0x07C0 /* EQ1_B5_GAIN - [10:6] */
- #define WM5100_EQ1_B5_GAIN_SHIFT 6 /* EQ1_B5_GAIN - [10:6] */
- #define WM5100_EQ1_B5_GAIN_WIDTH 5 /* EQ1_B5_GAIN - [10:6] */
- /*
- * R3602 (0xE12) - EQ1_3
- */
- #define WM5100_EQ1_B1_A_MASK 0xFFFF /* EQ1_B1_A - [15:0] */
- #define WM5100_EQ1_B1_A_SHIFT 0 /* EQ1_B1_A - [15:0] */
- #define WM5100_EQ1_B1_A_WIDTH 16 /* EQ1_B1_A - [15:0] */
- /*
- * R3603 (0xE13) - EQ1_4
- */
- #define WM5100_EQ1_B1_B_MASK 0xFFFF /* EQ1_B1_B - [15:0] */
- #define WM5100_EQ1_B1_B_SHIFT 0 /* EQ1_B1_B - [15:0] */
- #define WM5100_EQ1_B1_B_WIDTH 16 /* EQ1_B1_B - [15:0] */
- /*
- * R3604 (0xE14) - EQ1_5
- */
- #define WM5100_EQ1_B1_PG_MASK 0xFFFF /* EQ1_B1_PG - [15:0] */
- #define WM5100_EQ1_B1_PG_SHIFT 0 /* EQ1_B1_PG - [15:0] */
- #define WM5100_EQ1_B1_PG_WIDTH 16 /* EQ1_B1_PG - [15:0] */
- /*
- * R3605 (0xE15) - EQ1_6
- */
- #define WM5100_EQ1_B2_A_MASK 0xFFFF /* EQ1_B2_A - [15:0] */
- #define WM5100_EQ1_B2_A_SHIFT 0 /* EQ1_B2_A - [15:0] */
- #define WM5100_EQ1_B2_A_WIDTH 16 /* EQ1_B2_A - [15:0] */
- /*
- * R3606 (0xE16) - EQ1_7
- */
- #define WM5100_EQ1_B2_B_MASK 0xFFFF /* EQ1_B2_B - [15:0] */
- #define WM5100_EQ1_B2_B_SHIFT 0 /* EQ1_B2_B - [15:0] */
- #define WM5100_EQ1_B2_B_WIDTH 16 /* EQ1_B2_B - [15:0] */
- /*
- * R3607 (0xE17) - EQ1_8
- */
- #define WM5100_EQ1_B2_C_MASK 0xFFFF /* EQ1_B2_C - [15:0] */
- #define WM5100_EQ1_B2_C_SHIFT 0 /* EQ1_B2_C - [15:0] */
- #define WM5100_EQ1_B2_C_WIDTH 16 /* EQ1_B2_C - [15:0] */
- /*
- * R3608 (0xE18) - EQ1_9
- */
- #define WM5100_EQ1_B2_PG_MASK 0xFFFF /* EQ1_B2_PG - [15:0] */
- #define WM5100_EQ1_B2_PG_SHIFT 0 /* EQ1_B2_PG - [15:0] */
- #define WM5100_EQ1_B2_PG_WIDTH 16 /* EQ1_B2_PG - [15:0] */
- /*
- * R3609 (0xE19) - EQ1_10
- */
- #define WM5100_EQ1_B3_A_MASK 0xFFFF /* EQ1_B3_A - [15:0] */
- #define WM5100_EQ1_B3_A_SHIFT 0 /* EQ1_B3_A - [15:0] */
- #define WM5100_EQ1_B3_A_WIDTH 16 /* EQ1_B3_A - [15:0] */
- /*
- * R3610 (0xE1A) - EQ1_11
- */
- #define WM5100_EQ1_B3_B_MASK 0xFFFF /* EQ1_B3_B - [15:0] */
- #define WM5100_EQ1_B3_B_SHIFT 0 /* EQ1_B3_B - [15:0] */
- #define WM5100_EQ1_B3_B_WIDTH 16 /* EQ1_B3_B - [15:0] */
- /*
- * R3611 (0xE1B) - EQ1_12
- */
- #define WM5100_EQ1_B3_C_MASK 0xFFFF /* EQ1_B3_C - [15:0] */
- #define WM5100_EQ1_B3_C_SHIFT 0 /* EQ1_B3_C - [15:0] */
- #define WM5100_EQ1_B3_C_WIDTH 16 /* EQ1_B3_C - [15:0] */
- /*
- * R3612 (0xE1C) - EQ1_13
- */
- #define WM5100_EQ1_B3_PG_MASK 0xFFFF /* EQ1_B3_PG - [15:0] */
- #define WM5100_EQ1_B3_PG_SHIFT 0 /* EQ1_B3_PG - [15:0] */
- #define WM5100_EQ1_B3_PG_WIDTH 16 /* EQ1_B3_PG - [15:0] */
- /*
- * R3613 (0xE1D) - EQ1_14
- */
- #define WM5100_EQ1_B4_A_MASK 0xFFFF /* EQ1_B4_A - [15:0] */
- #define WM5100_EQ1_B4_A_SHIFT 0 /* EQ1_B4_A - [15:0] */
- #define WM5100_EQ1_B4_A_WIDTH 16 /* EQ1_B4_A - [15:0] */
- /*
- * R3614 (0xE1E) - EQ1_15
- */
- #define WM5100_EQ1_B4_B_MASK 0xFFFF /* EQ1_B4_B - [15:0] */
- #define WM5100_EQ1_B4_B_SHIFT 0 /* EQ1_B4_B - [15:0] */
- #define WM5100_EQ1_B4_B_WIDTH 16 /* EQ1_B4_B - [15:0] */
- /*
- * R3615 (0xE1F) - EQ1_16
- */
- #define WM5100_EQ1_B4_C_MASK 0xFFFF /* EQ1_B4_C - [15:0] */
- #define WM5100_EQ1_B4_C_SHIFT 0 /* EQ1_B4_C - [15:0] */
- #define WM5100_EQ1_B4_C_WIDTH 16 /* EQ1_B4_C - [15:0] */
- /*
- * R3616 (0xE20) - EQ1_17
- */
- #define WM5100_EQ1_B4_PG_MASK 0xFFFF /* EQ1_B4_PG - [15:0] */
- #define WM5100_EQ1_B4_PG_SHIFT 0 /* EQ1_B4_PG - [15:0] */
- #define WM5100_EQ1_B4_PG_WIDTH 16 /* EQ1_B4_PG - [15:0] */
- /*
- * R3617 (0xE21) - EQ1_18
- */
- #define WM5100_EQ1_B5_A_MASK 0xFFFF /* EQ1_B5_A - [15:0] */
- #define WM5100_EQ1_B5_A_SHIFT 0 /* EQ1_B5_A - [15:0] */
- #define WM5100_EQ1_B5_A_WIDTH 16 /* EQ1_B5_A - [15:0] */
- /*
- * R3618 (0xE22) - EQ1_19
- */
- #define WM5100_EQ1_B5_B_MASK 0xFFFF /* EQ1_B5_B - [15:0] */
- #define WM5100_EQ1_B5_B_SHIFT 0 /* EQ1_B5_B - [15:0] */
- #define WM5100_EQ1_B5_B_WIDTH 16 /* EQ1_B5_B - [15:0] */
- /*
- * R3619 (0xE23) - EQ1_20
- */
- #define WM5100_EQ1_B5_PG_MASK 0xFFFF /* EQ1_B5_PG - [15:0] */
- #define WM5100_EQ1_B5_PG_SHIFT 0 /* EQ1_B5_PG - [15:0] */
- #define WM5100_EQ1_B5_PG_WIDTH 16 /* EQ1_B5_PG - [15:0] */
- /*
- * R3622 (0xE26) - EQ2_1
- */
- #define WM5100_EQ2_B1_GAIN_MASK 0xF800 /* EQ2_B1_GAIN - [15:11] */
- #define WM5100_EQ2_B1_GAIN_SHIFT 11 /* EQ2_B1_GAIN - [15:11] */
- #define WM5100_EQ2_B1_GAIN_WIDTH 5 /* EQ2_B1_GAIN - [15:11] */
- #define WM5100_EQ2_B2_GAIN_MASK 0x07C0 /* EQ2_B2_GAIN - [10:6] */
- #define WM5100_EQ2_B2_GAIN_SHIFT 6 /* EQ2_B2_GAIN - [10:6] */
- #define WM5100_EQ2_B2_GAIN_WIDTH 5 /* EQ2_B2_GAIN - [10:6] */
- #define WM5100_EQ2_B3_GAIN_MASK 0x003E /* EQ2_B3_GAIN - [5:1] */
- #define WM5100_EQ2_B3_GAIN_SHIFT 1 /* EQ2_B3_GAIN - [5:1] */
- #define WM5100_EQ2_B3_GAIN_WIDTH 5 /* EQ2_B3_GAIN - [5:1] */
- #define WM5100_EQ2_ENA 0x0001 /* EQ2_ENA */
- #define WM5100_EQ2_ENA_MASK 0x0001 /* EQ2_ENA */
- #define WM5100_EQ2_ENA_SHIFT 0 /* EQ2_ENA */
- #define WM5100_EQ2_ENA_WIDTH 1 /* EQ2_ENA */
- /*
- * R3623 (0xE27) - EQ2_2
- */
- #define WM5100_EQ2_B4_GAIN_MASK 0xF800 /* EQ2_B4_GAIN - [15:11] */
- #define WM5100_EQ2_B4_GAIN_SHIFT 11 /* EQ2_B4_GAIN - [15:11] */
- #define WM5100_EQ2_B4_GAIN_WIDTH 5 /* EQ2_B4_GAIN - [15:11] */
- #define WM5100_EQ2_B5_GAIN_MASK 0x07C0 /* EQ2_B5_GAIN - [10:6] */
- #define WM5100_EQ2_B5_GAIN_SHIFT 6 /* EQ2_B5_GAIN - [10:6] */
- #define WM5100_EQ2_B5_GAIN_WIDTH 5 /* EQ2_B5_GAIN - [10:6] */
- /*
- * R3624 (0xE28) - EQ2_3
- */
- #define WM5100_EQ2_B1_A_MASK 0xFFFF /* EQ2_B1_A - [15:0] */
- #define WM5100_EQ2_B1_A_SHIFT 0 /* EQ2_B1_A - [15:0] */
- #define WM5100_EQ2_B1_A_WIDTH 16 /* EQ2_B1_A - [15:0] */
- /*
- * R3625 (0xE29) - EQ2_4
- */
- #define WM5100_EQ2_B1_B_MASK 0xFFFF /* EQ2_B1_B - [15:0] */
- #define WM5100_EQ2_B1_B_SHIFT 0 /* EQ2_B1_B - [15:0] */
- #define WM5100_EQ2_B1_B_WIDTH 16 /* EQ2_B1_B - [15:0] */
- /*
- * R3626 (0xE2A) - EQ2_5
- */
- #define WM5100_EQ2_B1_PG_MASK 0xFFFF /* EQ2_B1_PG - [15:0] */
- #define WM5100_EQ2_B1_PG_SHIFT 0 /* EQ2_B1_PG - [15:0] */
- #define WM5100_EQ2_B1_PG_WIDTH 16 /* EQ2_B1_PG - [15:0] */
- /*
- * R3627 (0xE2B) - EQ2_6
- */
- #define WM5100_EQ2_B2_A_MASK 0xFFFF /* EQ2_B2_A - [15:0] */
- #define WM5100_EQ2_B2_A_SHIFT 0 /* EQ2_B2_A - [15:0] */
- #define WM5100_EQ2_B2_A_WIDTH 16 /* EQ2_B2_A - [15:0] */
- /*
- * R3628 (0xE2C) - EQ2_7
- */
- #define WM5100_EQ2_B2_B_MASK 0xFFFF /* EQ2_B2_B - [15:0] */
- #define WM5100_EQ2_B2_B_SHIFT 0 /* EQ2_B2_B - [15:0] */
- #define WM5100_EQ2_B2_B_WIDTH 16 /* EQ2_B2_B - [15:0] */
- /*
- * R3629 (0xE2D) - EQ2_8
- */
- #define WM5100_EQ2_B2_C_MASK 0xFFFF /* EQ2_B2_C - [15:0] */
- #define WM5100_EQ2_B2_C_SHIFT 0 /* EQ2_B2_C - [15:0] */
- #define WM5100_EQ2_B2_C_WIDTH 16 /* EQ2_B2_C - [15:0] */
- /*
- * R3630 (0xE2E) - EQ2_9
- */
- #define WM5100_EQ2_B2_PG_MASK 0xFFFF /* EQ2_B2_PG - [15:0] */
- #define WM5100_EQ2_B2_PG_SHIFT 0 /* EQ2_B2_PG - [15:0] */
- #define WM5100_EQ2_B2_PG_WIDTH 16 /* EQ2_B2_PG - [15:0] */
- /*
- * R3631 (0xE2F) - EQ2_10
- */
- #define WM5100_EQ2_B3_A_MASK 0xFFFF /* EQ2_B3_A - [15:0] */
- #define WM5100_EQ2_B3_A_SHIFT 0 /* EQ2_B3_A - [15:0] */
- #define WM5100_EQ2_B3_A_WIDTH 16 /* EQ2_B3_A - [15:0] */
- /*
- * R3632 (0xE30) - EQ2_11
- */
- #define WM5100_EQ2_B3_B_MASK 0xFFFF /* EQ2_B3_B - [15:0] */
- #define WM5100_EQ2_B3_B_SHIFT 0 /* EQ2_B3_B - [15:0] */
- #define WM5100_EQ2_B3_B_WIDTH 16 /* EQ2_B3_B - [15:0] */
- /*
- * R3633 (0xE31) - EQ2_12
- */
- #define WM5100_EQ2_B3_C_MASK 0xFFFF /* EQ2_B3_C - [15:0] */
- #define WM5100_EQ2_B3_C_SHIFT 0 /* EQ2_B3_C - [15:0] */
- #define WM5100_EQ2_B3_C_WIDTH 16 /* EQ2_B3_C - [15:0] */
- /*
- * R3634 (0xE32) - EQ2_13
- */
- #define WM5100_EQ2_B3_PG_MASK 0xFFFF /* EQ2_B3_PG - [15:0] */
- #define WM5100_EQ2_B3_PG_SHIFT 0 /* EQ2_B3_PG - [15:0] */
- #define WM5100_EQ2_B3_PG_WIDTH 16 /* EQ2_B3_PG - [15:0] */
- /*
- * R3635 (0xE33) - EQ2_14
- */
- #define WM5100_EQ2_B4_A_MASK 0xFFFF /* EQ2_B4_A - [15:0] */
- #define WM5100_EQ2_B4_A_SHIFT 0 /* EQ2_B4_A - [15:0] */
- #define WM5100_EQ2_B4_A_WIDTH 16 /* EQ2_B4_A - [15:0] */
- /*
- * R3636 (0xE34) - EQ2_15
- */
- #define WM5100_EQ2_B4_B_MASK 0xFFFF /* EQ2_B4_B - [15:0] */
- #define WM5100_EQ2_B4_B_SHIFT 0 /* EQ2_B4_B - [15:0] */
- #define WM5100_EQ2_B4_B_WIDTH 16 /* EQ2_B4_B - [15:0] */
- /*
- * R3637 (0xE35) - EQ2_16
- */
- #define WM5100_EQ2_B4_C_MASK 0xFFFF /* EQ2_B4_C - [15:0] */
- #define WM5100_EQ2_B4_C_SHIFT 0 /* EQ2_B4_C - [15:0] */
- #define WM5100_EQ2_B4_C_WIDTH 16 /* EQ2_B4_C - [15:0] */
- /*
- * R3638 (0xE36) - EQ2_17
- */
- #define WM5100_EQ2_B4_PG_MASK 0xFFFF /* EQ2_B4_PG - [15:0] */
- #define WM5100_EQ2_B4_PG_SHIFT 0 /* EQ2_B4_PG - [15:0] */
- #define WM5100_EQ2_B4_PG_WIDTH 16 /* EQ2_B4_PG - [15:0] */
- /*
- * R3639 (0xE37) - EQ2_18
- */
- #define WM5100_EQ2_B5_A_MASK 0xFFFF /* EQ2_B5_A - [15:0] */
- #define WM5100_EQ2_B5_A_SHIFT 0 /* EQ2_B5_A - [15:0] */
- #define WM5100_EQ2_B5_A_WIDTH 16 /* EQ2_B5_A - [15:0] */
- /*
- * R3640 (0xE38) - EQ2_19
- */
- #define WM5100_EQ2_B5_B_MASK 0xFFFF /* EQ2_B5_B - [15:0] */
- #define WM5100_EQ2_B5_B_SHIFT 0 /* EQ2_B5_B - [15:0] */
- #define WM5100_EQ2_B5_B_WIDTH 16 /* EQ2_B5_B - [15:0] */
- /*
- * R3641 (0xE39) - EQ2_20
- */
- #define WM5100_EQ2_B5_PG_MASK 0xFFFF /* EQ2_B5_PG - [15:0] */
- #define WM5100_EQ2_B5_PG_SHIFT 0 /* EQ2_B5_PG - [15:0] */
- #define WM5100_EQ2_B5_PG_WIDTH 16 /* EQ2_B5_PG - [15:0] */
- /*
- * R3644 (0xE3C) - EQ3_1
- */
- #define WM5100_EQ3_B1_GAIN_MASK 0xF800 /* EQ3_B1_GAIN - [15:11] */
- #define WM5100_EQ3_B1_GAIN_SHIFT 11 /* EQ3_B1_GAIN - [15:11] */
- #define WM5100_EQ3_B1_GAIN_WIDTH 5 /* EQ3_B1_GAIN - [15:11] */
- #define WM5100_EQ3_B2_GAIN_MASK 0x07C0 /* EQ3_B2_GAIN - [10:6] */
- #define WM5100_EQ3_B2_GAIN_SHIFT 6 /* EQ3_B2_GAIN - [10:6] */
- #define WM5100_EQ3_B2_GAIN_WIDTH 5 /* EQ3_B2_GAIN - [10:6] */
- #define WM5100_EQ3_B3_GAIN_MASK 0x003E /* EQ3_B3_GAIN - [5:1] */
- #define WM5100_EQ3_B3_GAIN_SHIFT 1 /* EQ3_B3_GAIN - [5:1] */
- #define WM5100_EQ3_B3_GAIN_WIDTH 5 /* EQ3_B3_GAIN - [5:1] */
- #define WM5100_EQ3_ENA 0x0001 /* EQ3_ENA */
- #define WM5100_EQ3_ENA_MASK 0x0001 /* EQ3_ENA */
- #define WM5100_EQ3_ENA_SHIFT 0 /* EQ3_ENA */
- #define WM5100_EQ3_ENA_WIDTH 1 /* EQ3_ENA */
- /*
- * R3645 (0xE3D) - EQ3_2
- */
- #define WM5100_EQ3_B4_GAIN_MASK 0xF800 /* EQ3_B4_GAIN - [15:11] */
- #define WM5100_EQ3_B4_GAIN_SHIFT 11 /* EQ3_B4_GAIN - [15:11] */
- #define WM5100_EQ3_B4_GAIN_WIDTH 5 /* EQ3_B4_GAIN - [15:11] */
- #define WM5100_EQ3_B5_GAIN_MASK 0x07C0 /* EQ3_B5_GAIN - [10:6] */
- #define WM5100_EQ3_B5_GAIN_SHIFT 6 /* EQ3_B5_GAIN - [10:6] */
- #define WM5100_EQ3_B5_GAIN_WIDTH 5 /* EQ3_B5_GAIN - [10:6] */
- /*
- * R3646 (0xE3E) - EQ3_3
- */
- #define WM5100_EQ3_B1_A_MASK 0xFFFF /* EQ3_B1_A - [15:0] */
- #define WM5100_EQ3_B1_A_SHIFT 0 /* EQ3_B1_A - [15:0] */
- #define WM5100_EQ3_B1_A_WIDTH 16 /* EQ3_B1_A - [15:0] */
- /*
- * R3647 (0xE3F) - EQ3_4
- */
- #define WM5100_EQ3_B1_B_MASK 0xFFFF /* EQ3_B1_B - [15:0] */
- #define WM5100_EQ3_B1_B_SHIFT 0 /* EQ3_B1_B - [15:0] */
- #define WM5100_EQ3_B1_B_WIDTH 16 /* EQ3_B1_B - [15:0] */
- /*
- * R3648 (0xE40) - EQ3_5
- */
- #define WM5100_EQ3_B1_PG_MASK 0xFFFF /* EQ3_B1_PG - [15:0] */
- #define WM5100_EQ3_B1_PG_SHIFT 0 /* EQ3_B1_PG - [15:0] */
- #define WM5100_EQ3_B1_PG_WIDTH 16 /* EQ3_B1_PG - [15:0] */
- /*
- * R3649 (0xE41) - EQ3_6
- */
- #define WM5100_EQ3_B2_A_MASK 0xFFFF /* EQ3_B2_A - [15:0] */
- #define WM5100_EQ3_B2_A_SHIFT 0 /* EQ3_B2_A - [15:0] */
- #define WM5100_EQ3_B2_A_WIDTH 16 /* EQ3_B2_A - [15:0] */
- /*
- * R3650 (0xE42) - EQ3_7
- */
- #define WM5100_EQ3_B2_B_MASK 0xFFFF /* EQ3_B2_B - [15:0] */
- #define WM5100_EQ3_B2_B_SHIFT 0 /* EQ3_B2_B - [15:0] */
- #define WM5100_EQ3_B2_B_WIDTH 16 /* EQ3_B2_B - [15:0] */
- /*
- * R3651 (0xE43) - EQ3_8
- */
- #define WM5100_EQ3_B2_C_MASK 0xFFFF /* EQ3_B2_C - [15:0] */
- #define WM5100_EQ3_B2_C_SHIFT 0 /* EQ3_B2_C - [15:0] */
- #define WM5100_EQ3_B2_C_WIDTH 16 /* EQ3_B2_C - [15:0] */
- /*
- * R3652 (0xE44) - EQ3_9
- */
- #define WM5100_EQ3_B2_PG_MASK 0xFFFF /* EQ3_B2_PG - [15:0] */
- #define WM5100_EQ3_B2_PG_SHIFT 0 /* EQ3_B2_PG - [15:0] */
- #define WM5100_EQ3_B2_PG_WIDTH 16 /* EQ3_B2_PG - [15:0] */
- /*
- * R3653 (0xE45) - EQ3_10
- */
- #define WM5100_EQ3_B3_A_MASK 0xFFFF /* EQ3_B3_A - [15:0] */
- #define WM5100_EQ3_B3_A_SHIFT 0 /* EQ3_B3_A - [15:0] */
- #define WM5100_EQ3_B3_A_WIDTH 16 /* EQ3_B3_A - [15:0] */
- /*
- * R3654 (0xE46) - EQ3_11
- */
- #define WM5100_EQ3_B3_B_MASK 0xFFFF /* EQ3_B3_B - [15:0] */
- #define WM5100_EQ3_B3_B_SHIFT 0 /* EQ3_B3_B - [15:0] */
- #define WM5100_EQ3_B3_B_WIDTH 16 /* EQ3_B3_B - [15:0] */
- /*
- * R3655 (0xE47) - EQ3_12
- */
- #define WM5100_EQ3_B3_C_MASK 0xFFFF /* EQ3_B3_C - [15:0] */
- #define WM5100_EQ3_B3_C_SHIFT 0 /* EQ3_B3_C - [15:0] */
- #define WM5100_EQ3_B3_C_WIDTH 16 /* EQ3_B3_C - [15:0] */
- /*
- * R3656 (0xE48) - EQ3_13
- */
- #define WM5100_EQ3_B3_PG_MASK 0xFFFF /* EQ3_B3_PG - [15:0] */
- #define WM5100_EQ3_B3_PG_SHIFT 0 /* EQ3_B3_PG - [15:0] */
- #define WM5100_EQ3_B3_PG_WIDTH 16 /* EQ3_B3_PG - [15:0] */
- /*
- * R3657 (0xE49) - EQ3_14
- */
- #define WM5100_EQ3_B4_A_MASK 0xFFFF /* EQ3_B4_A - [15:0] */
- #define WM5100_EQ3_B4_A_SHIFT 0 /* EQ3_B4_A - [15:0] */
- #define WM5100_EQ3_B4_A_WIDTH 16 /* EQ3_B4_A - [15:0] */
- /*
- * R3658 (0xE4A) - EQ3_15
- */
- #define WM5100_EQ3_B4_B_MASK 0xFFFF /* EQ3_B4_B - [15:0] */
- #define WM5100_EQ3_B4_B_SHIFT 0 /* EQ3_B4_B - [15:0] */
- #define WM5100_EQ3_B4_B_WIDTH 16 /* EQ3_B4_B - [15:0] */
- /*
- * R3659 (0xE4B) - EQ3_16
- */
- #define WM5100_EQ3_B4_C_MASK 0xFFFF /* EQ3_B4_C - [15:0] */
- #define WM5100_EQ3_B4_C_SHIFT 0 /* EQ3_B4_C - [15:0] */
- #define WM5100_EQ3_B4_C_WIDTH 16 /* EQ3_B4_C - [15:0] */
- /*
- * R3660 (0xE4C) - EQ3_17
- */
- #define WM5100_EQ3_B4_PG_MASK 0xFFFF /* EQ3_B4_PG - [15:0] */
- #define WM5100_EQ3_B4_PG_SHIFT 0 /* EQ3_B4_PG - [15:0] */
- #define WM5100_EQ3_B4_PG_WIDTH 16 /* EQ3_B4_PG - [15:0] */
- /*
- * R3661 (0xE4D) - EQ3_18
- */
- #define WM5100_EQ3_B5_A_MASK 0xFFFF /* EQ3_B5_A - [15:0] */
- #define WM5100_EQ3_B5_A_SHIFT 0 /* EQ3_B5_A - [15:0] */
- #define WM5100_EQ3_B5_A_WIDTH 16 /* EQ3_B5_A - [15:0] */
- /*
- * R3662 (0xE4E) - EQ3_19
- */
- #define WM5100_EQ3_B5_B_MASK 0xFFFF /* EQ3_B5_B - [15:0] */
- #define WM5100_EQ3_B5_B_SHIFT 0 /* EQ3_B5_B - [15:0] */
- #define WM5100_EQ3_B5_B_WIDTH 16 /* EQ3_B5_B - [15:0] */
- /*
- * R3663 (0xE4F) - EQ3_20
- */
- #define WM5100_EQ3_B5_PG_MASK 0xFFFF /* EQ3_B5_PG - [15:0] */
- #define WM5100_EQ3_B5_PG_SHIFT 0 /* EQ3_B5_PG - [15:0] */
- #define WM5100_EQ3_B5_PG_WIDTH 16 /* EQ3_B5_PG - [15:0] */
- /*
- * R3666 (0xE52) - EQ4_1
- */
- #define WM5100_EQ4_B1_GAIN_MASK 0xF800 /* EQ4_B1_GAIN - [15:11] */
- #define WM5100_EQ4_B1_GAIN_SHIFT 11 /* EQ4_B1_GAIN - [15:11] */
- #define WM5100_EQ4_B1_GAIN_WIDTH 5 /* EQ4_B1_GAIN - [15:11] */
- #define WM5100_EQ4_B2_GAIN_MASK 0x07C0 /* EQ4_B2_GAIN - [10:6] */
- #define WM5100_EQ4_B2_GAIN_SHIFT 6 /* EQ4_B2_GAIN - [10:6] */
- #define WM5100_EQ4_B2_GAIN_WIDTH 5 /* EQ4_B2_GAIN - [10:6] */
- #define WM5100_EQ4_B3_GAIN_MASK 0x003E /* EQ4_B3_GAIN - [5:1] */
- #define WM5100_EQ4_B3_GAIN_SHIFT 1 /* EQ4_B3_GAIN - [5:1] */
- #define WM5100_EQ4_B3_GAIN_WIDTH 5 /* EQ4_B3_GAIN - [5:1] */
- #define WM5100_EQ4_ENA 0x0001 /* EQ4_ENA */
- #define WM5100_EQ4_ENA_MASK 0x0001 /* EQ4_ENA */
- #define WM5100_EQ4_ENA_SHIFT 0 /* EQ4_ENA */
- #define WM5100_EQ4_ENA_WIDTH 1 /* EQ4_ENA */
- /*
- * R3667 (0xE53) - EQ4_2
- */
- #define WM5100_EQ4_B4_GAIN_MASK 0xF800 /* EQ4_B4_GAIN - [15:11] */
- #define WM5100_EQ4_B4_GAIN_SHIFT 11 /* EQ4_B4_GAIN - [15:11] */
- #define WM5100_EQ4_B4_GAIN_WIDTH 5 /* EQ4_B4_GAIN - [15:11] */
- #define WM5100_EQ4_B5_GAIN_MASK 0x07C0 /* EQ4_B5_GAIN - [10:6] */
- #define WM5100_EQ4_B5_GAIN_SHIFT 6 /* EQ4_B5_GAIN - [10:6] */
- #define WM5100_EQ4_B5_GAIN_WIDTH 5 /* EQ4_B5_GAIN - [10:6] */
- /*
- * R3668 (0xE54) - EQ4_3
- */
- #define WM5100_EQ4_B1_A_MASK 0xFFFF /* EQ4_B1_A - [15:0] */
- #define WM5100_EQ4_B1_A_SHIFT 0 /* EQ4_B1_A - [15:0] */
- #define WM5100_EQ4_B1_A_WIDTH 16 /* EQ4_B1_A - [15:0] */
- /*
- * R3669 (0xE55) - EQ4_4
- */
- #define WM5100_EQ4_B1_B_MASK 0xFFFF /* EQ4_B1_B - [15:0] */
- #define WM5100_EQ4_B1_B_SHIFT 0 /* EQ4_B1_B - [15:0] */
- #define WM5100_EQ4_B1_B_WIDTH 16 /* EQ4_B1_B - [15:0] */
- /*
- * R3670 (0xE56) - EQ4_5
- */
- #define WM5100_EQ4_B1_PG_MASK 0xFFFF /* EQ4_B1_PG - [15:0] */
- #define WM5100_EQ4_B1_PG_SHIFT 0 /* EQ4_B1_PG - [15:0] */
- #define WM5100_EQ4_B1_PG_WIDTH 16 /* EQ4_B1_PG - [15:0] */
- /*
- * R3671 (0xE57) - EQ4_6
- */
- #define WM5100_EQ4_B2_A_MASK 0xFFFF /* EQ4_B2_A - [15:0] */
- #define WM5100_EQ4_B2_A_SHIFT 0 /* EQ4_B2_A - [15:0] */
- #define WM5100_EQ4_B2_A_WIDTH 16 /* EQ4_B2_A - [15:0] */
- /*
- * R3672 (0xE58) - EQ4_7
- */
- #define WM5100_EQ4_B2_B_MASK 0xFFFF /* EQ4_B2_B - [15:0] */
- #define WM5100_EQ4_B2_B_SHIFT 0 /* EQ4_B2_B - [15:0] */
- #define WM5100_EQ4_B2_B_WIDTH 16 /* EQ4_B2_B - [15:0] */
- /*
- * R3673 (0xE59) - EQ4_8
- */
- #define WM5100_EQ4_B2_C_MASK 0xFFFF /* EQ4_B2_C - [15:0] */
- #define WM5100_EQ4_B2_C_SHIFT 0 /* EQ4_B2_C - [15:0] */
- #define WM5100_EQ4_B2_C_WIDTH 16 /* EQ4_B2_C - [15:0] */
- /*
- * R3674 (0xE5A) - EQ4_9
- */
- #define WM5100_EQ4_B2_PG_MASK 0xFFFF /* EQ4_B2_PG - [15:0] */
- #define WM5100_EQ4_B2_PG_SHIFT 0 /* EQ4_B2_PG - [15:0] */
- #define WM5100_EQ4_B2_PG_WIDTH 16 /* EQ4_B2_PG - [15:0] */
- /*
- * R3675 (0xE5B) - EQ4_10
- */
- #define WM5100_EQ4_B3_A_MASK 0xFFFF /* EQ4_B3_A - [15:0] */
- #define WM5100_EQ4_B3_A_SHIFT 0 /* EQ4_B3_A - [15:0] */
- #define WM5100_EQ4_B3_A_WIDTH 16 /* EQ4_B3_A - [15:0] */
- /*
- * R3676 (0xE5C) - EQ4_11
- */
- #define WM5100_EQ4_B3_B_MASK 0xFFFF /* EQ4_B3_B - [15:0] */
- #define WM5100_EQ4_B3_B_SHIFT 0 /* EQ4_B3_B - [15:0] */
- #define WM5100_EQ4_B3_B_WIDTH 16 /* EQ4_B3_B - [15:0] */
- /*
- * R3677 (0xE5D) - EQ4_12
- */
- #define WM5100_EQ4_B3_C_MASK 0xFFFF /* EQ4_B3_C - [15:0] */
- #define WM5100_EQ4_B3_C_SHIFT 0 /* EQ4_B3_C - [15:0] */
- #define WM5100_EQ4_B3_C_WIDTH 16 /* EQ4_B3_C - [15:0] */
- /*
- * R3678 (0xE5E) - EQ4_13
- */
- #define WM5100_EQ4_B3_PG_MASK 0xFFFF /* EQ4_B3_PG - [15:0] */
- #define WM5100_EQ4_B3_PG_SHIFT 0 /* EQ4_B3_PG - [15:0] */
- #define WM5100_EQ4_B3_PG_WIDTH 16 /* EQ4_B3_PG - [15:0] */
- /*
- * R3679 (0xE5F) - EQ4_14
- */
- #define WM5100_EQ4_B4_A_MASK 0xFFFF /* EQ4_B4_A - [15:0] */
- #define WM5100_EQ4_B4_A_SHIFT 0 /* EQ4_B4_A - [15:0] */
- #define WM5100_EQ4_B4_A_WIDTH 16 /* EQ4_B4_A - [15:0] */
- /*
- * R3680 (0xE60) - EQ4_15
- */
- #define WM5100_EQ4_B4_B_MASK 0xFFFF /* EQ4_B4_B - [15:0] */
- #define WM5100_EQ4_B4_B_SHIFT 0 /* EQ4_B4_B - [15:0] */
- #define WM5100_EQ4_B4_B_WIDTH 16 /* EQ4_B4_B - [15:0] */
- /*
- * R3681 (0xE61) - EQ4_16
- */
- #define WM5100_EQ4_B4_C_MASK 0xFFFF /* EQ4_B4_C - [15:0] */
- #define WM5100_EQ4_B4_C_SHIFT 0 /* EQ4_B4_C - [15:0] */
- #define WM5100_EQ4_B4_C_WIDTH 16 /* EQ4_B4_C - [15:0] */
- /*
- * R3682 (0xE62) - EQ4_17
- */
- #define WM5100_EQ4_B4_PG_MASK 0xFFFF /* EQ4_B4_PG - [15:0] */
- #define WM5100_EQ4_B4_PG_SHIFT 0 /* EQ4_B4_PG - [15:0] */
- #define WM5100_EQ4_B4_PG_WIDTH 16 /* EQ4_B4_PG - [15:0] */
- /*
- * R3683 (0xE63) - EQ4_18
- */
- #define WM5100_EQ4_B5_A_MASK 0xFFFF /* EQ4_B5_A - [15:0] */
- #define WM5100_EQ4_B5_A_SHIFT 0 /* EQ4_B5_A - [15:0] */
- #define WM5100_EQ4_B5_A_WIDTH 16 /* EQ4_B5_A - [15:0] */
- /*
- * R3684 (0xE64) - EQ4_19
- */
- #define WM5100_EQ4_B5_B_MASK 0xFFFF /* EQ4_B5_B - [15:0] */
- #define WM5100_EQ4_B5_B_SHIFT 0 /* EQ4_B5_B - [15:0] */
- #define WM5100_EQ4_B5_B_WIDTH 16 /* EQ4_B5_B - [15:0] */
- /*
- * R3685 (0xE65) - EQ4_20
- */
- #define WM5100_EQ4_B5_PG_MASK 0xFFFF /* EQ4_B5_PG - [15:0] */
- #define WM5100_EQ4_B5_PG_SHIFT 0 /* EQ4_B5_PG - [15:0] */
- #define WM5100_EQ4_B5_PG_WIDTH 16 /* EQ4_B5_PG - [15:0] */
- /*
- * R3712 (0xE80) - DRC1 ctrl1
- */
- #define WM5100_DRC_SIG_DET_RMS_MASK 0xF800 /* DRC_SIG_DET_RMS - [15:11] */
- #define WM5100_DRC_SIG_DET_RMS_SHIFT 11 /* DRC_SIG_DET_RMS - [15:11] */
- #define WM5100_DRC_SIG_DET_RMS_WIDTH 5 /* DRC_SIG_DET_RMS - [15:11] */
- #define WM5100_DRC_SIG_DET_PK_MASK 0x0600 /* DRC_SIG_DET_PK - [10:9] */
- #define WM5100_DRC_SIG_DET_PK_SHIFT 9 /* DRC_SIG_DET_PK - [10:9] */
- #define WM5100_DRC_SIG_DET_PK_WIDTH 2 /* DRC_SIG_DET_PK - [10:9] */
- #define WM5100_DRC_NG_ENA 0x0100 /* DRC_NG_ENA */
- #define WM5100_DRC_NG_ENA_MASK 0x0100 /* DRC_NG_ENA */
- #define WM5100_DRC_NG_ENA_SHIFT 8 /* DRC_NG_ENA */
- #define WM5100_DRC_NG_ENA_WIDTH 1 /* DRC_NG_ENA */
- #define WM5100_DRC_SIG_DET_MODE 0x0080 /* DRC_SIG_DET_MODE */
- #define WM5100_DRC_SIG_DET_MODE_MASK 0x0080 /* DRC_SIG_DET_MODE */
- #define WM5100_DRC_SIG_DET_MODE_SHIFT 7 /* DRC_SIG_DET_MODE */
- #define WM5100_DRC_SIG_DET_MODE_WIDTH 1 /* DRC_SIG_DET_MODE */
- #define WM5100_DRC_SIG_DET 0x0040 /* DRC_SIG_DET */
- #define WM5100_DRC_SIG_DET_MASK 0x0040 /* DRC_SIG_DET */
- #define WM5100_DRC_SIG_DET_SHIFT 6 /* DRC_SIG_DET */
- #define WM5100_DRC_SIG_DET_WIDTH 1 /* DRC_SIG_DET */
- #define WM5100_DRC_KNEE2_OP_ENA 0x0020 /* DRC_KNEE2_OP_ENA */
- #define WM5100_DRC_KNEE2_OP_ENA_MASK 0x0020 /* DRC_KNEE2_OP_ENA */
- #define WM5100_DRC_KNEE2_OP_ENA_SHIFT 5 /* DRC_KNEE2_OP_ENA */
- #define WM5100_DRC_KNEE2_OP_ENA_WIDTH 1 /* DRC_KNEE2_OP_ENA */
- #define WM5100_DRC_QR 0x0010 /* DRC_QR */
- #define WM5100_DRC_QR_MASK 0x0010 /* DRC_QR */
- #define WM5100_DRC_QR_SHIFT 4 /* DRC_QR */
- #define WM5100_DRC_QR_WIDTH 1 /* DRC_QR */
- #define WM5100_DRC_ANTICLIP 0x0008 /* DRC_ANTICLIP */
- #define WM5100_DRC_ANTICLIP_MASK 0x0008 /* DRC_ANTICLIP */
- #define WM5100_DRC_ANTICLIP_SHIFT 3 /* DRC_ANTICLIP */
- #define WM5100_DRC_ANTICLIP_WIDTH 1 /* DRC_ANTICLIP */
- #define WM5100_DRCL_ENA 0x0002 /* DRCL_ENA */
- #define WM5100_DRCL_ENA_MASK 0x0002 /* DRCL_ENA */
- #define WM5100_DRCL_ENA_SHIFT 1 /* DRCL_ENA */
- #define WM5100_DRCL_ENA_WIDTH 1 /* DRCL_ENA */
- #define WM5100_DRCR_ENA 0x0001 /* DRCR_ENA */
- #define WM5100_DRCR_ENA_MASK 0x0001 /* DRCR_ENA */
- #define WM5100_DRCR_ENA_SHIFT 0 /* DRCR_ENA */
- #define WM5100_DRCR_ENA_WIDTH 1 /* DRCR_ENA */
- /*
- * R3713 (0xE81) - DRC1 ctrl2
- */
- #define WM5100_DRC_ATK_MASK 0x1E00 /* DRC_ATK - [12:9] */
- #define WM5100_DRC_ATK_SHIFT 9 /* DRC_ATK - [12:9] */
- #define WM5100_DRC_ATK_WIDTH 4 /* DRC_ATK - [12:9] */
- #define WM5100_DRC_DCY_MASK 0x01E0 /* DRC_DCY - [8:5] */
- #define WM5100_DRC_DCY_SHIFT 5 /* DRC_DCY - [8:5] */
- #define WM5100_DRC_DCY_WIDTH 4 /* DRC_DCY - [8:5] */
- #define WM5100_DRC_MINGAIN_MASK 0x001C /* DRC_MINGAIN - [4:2] */
- #define WM5100_DRC_MINGAIN_SHIFT 2 /* DRC_MINGAIN - [4:2] */
- #define WM5100_DRC_MINGAIN_WIDTH 3 /* DRC_MINGAIN - [4:2] */
- #define WM5100_DRC_MAXGAIN_MASK 0x0003 /* DRC_MAXGAIN - [1:0] */
- #define WM5100_DRC_MAXGAIN_SHIFT 0 /* DRC_MAXGAIN - [1:0] */
- #define WM5100_DRC_MAXGAIN_WIDTH 2 /* DRC_MAXGAIN - [1:0] */
- /*
- * R3714 (0xE82) - DRC1 ctrl3
- */
- #define WM5100_DRC_NG_MINGAIN_MASK 0xF000 /* DRC_NG_MINGAIN - [15:12] */
- #define WM5100_DRC_NG_MINGAIN_SHIFT 12 /* DRC_NG_MINGAIN - [15:12] */
- #define WM5100_DRC_NG_MINGAIN_WIDTH 4 /* DRC_NG_MINGAIN - [15:12] */
- #define WM5100_DRC_NG_EXP_MASK 0x0C00 /* DRC_NG_EXP - [11:10] */
- #define WM5100_DRC_NG_EXP_SHIFT 10 /* DRC_NG_EXP - [11:10] */
- #define WM5100_DRC_NG_EXP_WIDTH 2 /* DRC_NG_EXP - [11:10] */
- #define WM5100_DRC_QR_THR_MASK 0x0300 /* DRC_QR_THR - [9:8] */
- #define WM5100_DRC_QR_THR_SHIFT 8 /* DRC_QR_THR - [9:8] */
- #define WM5100_DRC_QR_THR_WIDTH 2 /* DRC_QR_THR - [9:8] */
- #define WM5100_DRC_QR_DCY_MASK 0x00C0 /* DRC_QR_DCY - [7:6] */
- #define WM5100_DRC_QR_DCY_SHIFT 6 /* DRC_QR_DCY - [7:6] */
- #define WM5100_DRC_QR_DCY_WIDTH 2 /* DRC_QR_DCY - [7:6] */
- #define WM5100_DRC_HI_COMP_MASK 0x0038 /* DRC_HI_COMP - [5:3] */
- #define WM5100_DRC_HI_COMP_SHIFT 3 /* DRC_HI_COMP - [5:3] */
- #define WM5100_DRC_HI_COMP_WIDTH 3 /* DRC_HI_COMP - [5:3] */
- #define WM5100_DRC_LO_COMP_MASK 0x0007 /* DRC_LO_COMP - [2:0] */
- #define WM5100_DRC_LO_COMP_SHIFT 0 /* DRC_LO_COMP - [2:0] */
- #define WM5100_DRC_LO_COMP_WIDTH 3 /* DRC_LO_COMP - [2:0] */
- /*
- * R3715 (0xE83) - DRC1 ctrl4
- */
- #define WM5100_DRC_KNEE_IP_MASK 0x07E0 /* DRC_KNEE_IP - [10:5] */
- #define WM5100_DRC_KNEE_IP_SHIFT 5 /* DRC_KNEE_IP - [10:5] */
- #define WM5100_DRC_KNEE_IP_WIDTH 6 /* DRC_KNEE_IP - [10:5] */
- #define WM5100_DRC_KNEE_OP_MASK 0x001F /* DRC_KNEE_OP - [4:0] */
- #define WM5100_DRC_KNEE_OP_SHIFT 0 /* DRC_KNEE_OP - [4:0] */
- #define WM5100_DRC_KNEE_OP_WIDTH 5 /* DRC_KNEE_OP - [4:0] */
- /*
- * R3716 (0xE84) - DRC1 ctrl5
- */
- #define WM5100_DRC_KNEE2_IP_MASK 0x03E0 /* DRC_KNEE2_IP - [9:5] */
- #define WM5100_DRC_KNEE2_IP_SHIFT 5 /* DRC_KNEE2_IP - [9:5] */
- #define WM5100_DRC_KNEE2_IP_WIDTH 5 /* DRC_KNEE2_IP - [9:5] */
- #define WM5100_DRC_KNEE2_OP_MASK 0x001F /* DRC_KNEE2_OP - [4:0] */
- #define WM5100_DRC_KNEE2_OP_SHIFT 0 /* DRC_KNEE2_OP - [4:0] */
- #define WM5100_DRC_KNEE2_OP_WIDTH 5 /* DRC_KNEE2_OP - [4:0] */
- /*
- * R3776 (0xEC0) - HPLPF1_1
- */
- #define WM5100_LHPF1_MODE 0x0002 /* LHPF1_MODE */
- #define WM5100_LHPF1_MODE_MASK 0x0002 /* LHPF1_MODE */
- #define WM5100_LHPF1_MODE_SHIFT 1 /* LHPF1_MODE */
- #define WM5100_LHPF1_MODE_WIDTH 1 /* LHPF1_MODE */
- #define WM5100_LHPF1_ENA 0x0001 /* LHPF1_ENA */
- #define WM5100_LHPF1_ENA_MASK 0x0001 /* LHPF1_ENA */
- #define WM5100_LHPF1_ENA_SHIFT 0 /* LHPF1_ENA */
- #define WM5100_LHPF1_ENA_WIDTH 1 /* LHPF1_ENA */
- /*
- * R3777 (0xEC1) - HPLPF1_2
- */
- #define WM5100_LHPF1_COEFF_MASK 0xFFFF /* LHPF1_COEFF - [15:0] */
- #define WM5100_LHPF1_COEFF_SHIFT 0 /* LHPF1_COEFF - [15:0] */
- #define WM5100_LHPF1_COEFF_WIDTH 16 /* LHPF1_COEFF - [15:0] */
- /*
- * R3780 (0xEC4) - HPLPF2_1
- */
- #define WM5100_LHPF2_MODE 0x0002 /* LHPF2_MODE */
- #define WM5100_LHPF2_MODE_MASK 0x0002 /* LHPF2_MODE */
- #define WM5100_LHPF2_MODE_SHIFT 1 /* LHPF2_MODE */
- #define WM5100_LHPF2_MODE_WIDTH 1 /* LHPF2_MODE */
- #define WM5100_LHPF2_ENA 0x0001 /* LHPF2_ENA */
- #define WM5100_LHPF2_ENA_MASK 0x0001 /* LHPF2_ENA */
- #define WM5100_LHPF2_ENA_SHIFT 0 /* LHPF2_ENA */
- #define WM5100_LHPF2_ENA_WIDTH 1 /* LHPF2_ENA */
- /*
- * R3781 (0xEC5) - HPLPF2_2
- */
- #define WM5100_LHPF2_COEFF_MASK 0xFFFF /* LHPF2_COEFF - [15:0] */
- #define WM5100_LHPF2_COEFF_SHIFT 0 /* LHPF2_COEFF - [15:0] */
- #define WM5100_LHPF2_COEFF_WIDTH 16 /* LHPF2_COEFF - [15:0] */
- /*
- * R3784 (0xEC8) - HPLPF3_1
- */
- #define WM5100_LHPF3_MODE 0x0002 /* LHPF3_MODE */
- #define WM5100_LHPF3_MODE_MASK 0x0002 /* LHPF3_MODE */
- #define WM5100_LHPF3_MODE_SHIFT 1 /* LHPF3_MODE */
- #define WM5100_LHPF3_MODE_WIDTH 1 /* LHPF3_MODE */
- #define WM5100_LHPF3_ENA 0x0001 /* LHPF3_ENA */
- #define WM5100_LHPF3_ENA_MASK 0x0001 /* LHPF3_ENA */
- #define WM5100_LHPF3_ENA_SHIFT 0 /* LHPF3_ENA */
- #define WM5100_LHPF3_ENA_WIDTH 1 /* LHPF3_ENA */
- /*
- * R3785 (0xEC9) - HPLPF3_2
- */
- #define WM5100_LHPF3_COEFF_MASK 0xFFFF /* LHPF3_COEFF - [15:0] */
- #define WM5100_LHPF3_COEFF_SHIFT 0 /* LHPF3_COEFF - [15:0] */
- #define WM5100_LHPF3_COEFF_WIDTH 16 /* LHPF3_COEFF - [15:0] */
- /*
- * R3788 (0xECC) - HPLPF4_1
- */
- #define WM5100_LHPF4_MODE 0x0002 /* LHPF4_MODE */
- #define WM5100_LHPF4_MODE_MASK 0x0002 /* LHPF4_MODE */
- #define WM5100_LHPF4_MODE_SHIFT 1 /* LHPF4_MODE */
- #define WM5100_LHPF4_MODE_WIDTH 1 /* LHPF4_MODE */
- #define WM5100_LHPF4_ENA 0x0001 /* LHPF4_ENA */
- #define WM5100_LHPF4_ENA_MASK 0x0001 /* LHPF4_ENA */
- #define WM5100_LHPF4_ENA_SHIFT 0 /* LHPF4_ENA */
- #define WM5100_LHPF4_ENA_WIDTH 1 /* LHPF4_ENA */
- /*
- * R3789 (0xECD) - HPLPF4_2
- */
- #define WM5100_LHPF4_COEFF_MASK 0xFFFF /* LHPF4_COEFF - [15:0] */
- #define WM5100_LHPF4_COEFF_SHIFT 0 /* LHPF4_COEFF - [15:0] */
- #define WM5100_LHPF4_COEFF_WIDTH 16 /* LHPF4_COEFF - [15:0] */
- /*
- * R4132 (0x1024) - DSP2 Control 30
- */
- #define WM5100_DSP2_RATE_MASK 0xC000 /* DSP2_RATE - [15:14] */
- #define WM5100_DSP2_RATE_SHIFT 14 /* DSP2_RATE - [15:14] */
- #define WM5100_DSP2_RATE_WIDTH 2 /* DSP2_RATE - [15:14] */
- #define WM5100_DSP2_DBG_CLK_ENA 0x0008 /* DSP2_DBG_CLK_ENA */
- #define WM5100_DSP2_DBG_CLK_ENA_MASK 0x0008 /* DSP2_DBG_CLK_ENA */
- #define WM5100_DSP2_DBG_CLK_ENA_SHIFT 3 /* DSP2_DBG_CLK_ENA */
- #define WM5100_DSP2_DBG_CLK_ENA_WIDTH 1 /* DSP2_DBG_CLK_ENA */
- #define WM5100_DSP2_SYS_ENA 0x0004 /* DSP2_SYS_ENA */
- #define WM5100_DSP2_SYS_ENA_MASK 0x0004 /* DSP2_SYS_ENA */
- #define WM5100_DSP2_SYS_ENA_SHIFT 2 /* DSP2_SYS_ENA */
- #define WM5100_DSP2_SYS_ENA_WIDTH 1 /* DSP2_SYS_ENA */
- #define WM5100_DSP2_CORE_ENA 0x0002 /* DSP2_CORE_ENA */
- #define WM5100_DSP2_CORE_ENA_MASK 0x0002 /* DSP2_CORE_ENA */
- #define WM5100_DSP2_CORE_ENA_SHIFT 1 /* DSP2_CORE_ENA */
- #define WM5100_DSP2_CORE_ENA_WIDTH 1 /* DSP2_CORE_ENA */
- #define WM5100_DSP2_START 0x0001 /* DSP2_START */
- #define WM5100_DSP2_START_MASK 0x0001 /* DSP2_START */
- #define WM5100_DSP2_START_SHIFT 0 /* DSP2_START */
- #define WM5100_DSP2_START_WIDTH 1 /* DSP2_START */
- /*
- * R3876 (0xF24) - DSP1 Control 30
- */
- #define WM5100_DSP1_RATE_MASK 0xC000 /* DSP1_RATE - [15:14] */
- #define WM5100_DSP1_RATE_SHIFT 14 /* DSP1_RATE - [15:14] */
- #define WM5100_DSP1_RATE_WIDTH 2 /* DSP1_RATE - [15:14] */
- #define WM5100_DSP1_DBG_CLK_ENA 0x0008 /* DSP1_DBG_CLK_ENA */
- #define WM5100_DSP1_DBG_CLK_ENA_MASK 0x0008 /* DSP1_DBG_CLK_ENA */
- #define WM5100_DSP1_DBG_CLK_ENA_SHIFT 3 /* DSP1_DBG_CLK_ENA */
- #define WM5100_DSP1_DBG_CLK_ENA_WIDTH 1 /* DSP1_DBG_CLK_ENA */
- #define WM5100_DSP1_SYS_ENA 0x0004 /* DSP1_SYS_ENA */
- #define WM5100_DSP1_SYS_ENA_MASK 0x0004 /* DSP1_SYS_ENA */
- #define WM5100_DSP1_SYS_ENA_SHIFT 2 /* DSP1_SYS_ENA */
- #define WM5100_DSP1_SYS_ENA_WIDTH 1 /* DSP1_SYS_ENA */
- #define WM5100_DSP1_CORE_ENA 0x0002 /* DSP1_CORE_ENA */
- #define WM5100_DSP1_CORE_ENA_MASK 0x0002 /* DSP1_CORE_ENA */
- #define WM5100_DSP1_CORE_ENA_SHIFT 1 /* DSP1_CORE_ENA */
- #define WM5100_DSP1_CORE_ENA_WIDTH 1 /* DSP1_CORE_ENA */
- #define WM5100_DSP1_START 0x0001 /* DSP1_START */
- #define WM5100_DSP1_START_MASK 0x0001 /* DSP1_START */
- #define WM5100_DSP1_START_SHIFT 0 /* DSP1_START */
- #define WM5100_DSP1_START_WIDTH 1 /* DSP1_START */
- /*
- * R4388 (0x1124) - DSP3 Control 30
- */
- #define WM5100_DSP3_RATE_MASK 0xC000 /* DSP3_RATE - [15:14] */
- #define WM5100_DSP3_RATE_SHIFT 14 /* DSP3_RATE - [15:14] */
- #define WM5100_DSP3_RATE_WIDTH 2 /* DSP3_RATE - [15:14] */
- #define WM5100_DSP3_DBG_CLK_ENA 0x0008 /* DSP3_DBG_CLK_ENA */
- #define WM5100_DSP3_DBG_CLK_ENA_MASK 0x0008 /* DSP3_DBG_CLK_ENA */
- #define WM5100_DSP3_DBG_CLK_ENA_SHIFT 3 /* DSP3_DBG_CLK_ENA */
- #define WM5100_DSP3_DBG_CLK_ENA_WIDTH 1 /* DSP3_DBG_CLK_ENA */
- #define WM5100_DSP3_SYS_ENA 0x0004 /* DSP3_SYS_ENA */
- #define WM5100_DSP3_SYS_ENA_MASK 0x0004 /* DSP3_SYS_ENA */
- #define WM5100_DSP3_SYS_ENA_SHIFT 2 /* DSP3_SYS_ENA */
- #define WM5100_DSP3_SYS_ENA_WIDTH 1 /* DSP3_SYS_ENA */
- #define WM5100_DSP3_CORE_ENA 0x0002 /* DSP3_CORE_ENA */
- #define WM5100_DSP3_CORE_ENA_MASK 0x0002 /* DSP3_CORE_ENA */
- #define WM5100_DSP3_CORE_ENA_SHIFT 1 /* DSP3_CORE_ENA */
- #define WM5100_DSP3_CORE_ENA_WIDTH 1 /* DSP3_CORE_ENA */
- #define WM5100_DSP3_START 0x0001 /* DSP3_START */
- #define WM5100_DSP3_START_MASK 0x0001 /* DSP3_START */
- #define WM5100_DSP3_START_SHIFT 0 /* DSP3_START */
- #define WM5100_DSP3_START_WIDTH 1 /* DSP3_START */
- /*
- * R16384 (0x4000) - DSP1 DM 0
- */
- #define WM5100_DSP1_DM_START_1_MASK 0x00FF /* DSP1_DM_START - [7:0] */
- #define WM5100_DSP1_DM_START_1_SHIFT 0 /* DSP1_DM_START - [7:0] */
- #define WM5100_DSP1_DM_START_1_WIDTH 8 /* DSP1_DM_START - [7:0] */
- /*
- * R16385 (0x4001) - DSP1 DM 1
- */
- #define WM5100_DSP1_DM_START_MASK 0xFFFF /* DSP1_DM_START - [15:0] */
- #define WM5100_DSP1_DM_START_SHIFT 0 /* DSP1_DM_START - [15:0] */
- #define WM5100_DSP1_DM_START_WIDTH 16 /* DSP1_DM_START - [15:0] */
- /*
- * R16386 (0x4002) - DSP1 DM 2
- */
- #define WM5100_DSP1_DM_1_1_MASK 0x00FF /* DSP1_DM_1 - [7:0] */
- #define WM5100_DSP1_DM_1_1_SHIFT 0 /* DSP1_DM_1 - [7:0] */
- #define WM5100_DSP1_DM_1_1_WIDTH 8 /* DSP1_DM_1 - [7:0] */
- /*
- * R16387 (0x4003) - DSP1 DM 3
- */
- #define WM5100_DSP1_DM_1_MASK 0xFFFF /* DSP1_DM_1 - [15:0] */
- #define WM5100_DSP1_DM_1_SHIFT 0 /* DSP1_DM_1 - [15:0] */
- #define WM5100_DSP1_DM_1_WIDTH 16 /* DSP1_DM_1 - [15:0] */
- /*
- * R16892 (0x41FC) - DSP1 DM 508
- */
- #define WM5100_DSP1_DM_254_1_MASK 0x00FF /* DSP1_DM_254 - [7:0] */
- #define WM5100_DSP1_DM_254_1_SHIFT 0 /* DSP1_DM_254 - [7:0] */
- #define WM5100_DSP1_DM_254_1_WIDTH 8 /* DSP1_DM_254 - [7:0] */
- /*
- * R16893 (0x41FD) - DSP1 DM 509
- */
- #define WM5100_DSP1_DM_254_MASK 0xFFFF /* DSP1_DM_254 - [15:0] */
- #define WM5100_DSP1_DM_254_SHIFT 0 /* DSP1_DM_254 - [15:0] */
- #define WM5100_DSP1_DM_254_WIDTH 16 /* DSP1_DM_254 - [15:0] */
- /*
- * R16894 (0x41FE) - DSP1 DM 510
- */
- #define WM5100_DSP1_DM_END_1_MASK 0x00FF /* DSP1_DM_END - [7:0] */
- #define WM5100_DSP1_DM_END_1_SHIFT 0 /* DSP1_DM_END - [7:0] */
- #define WM5100_DSP1_DM_END_1_WIDTH 8 /* DSP1_DM_END - [7:0] */
- /*
- * R16895 (0x41FF) - DSP1 DM 511
- */
- #define WM5100_DSP1_DM_END_MASK 0xFFFF /* DSP1_DM_END - [15:0] */
- #define WM5100_DSP1_DM_END_SHIFT 0 /* DSP1_DM_END - [15:0] */
- #define WM5100_DSP1_DM_END_WIDTH 16 /* DSP1_DM_END - [15:0] */
- /*
- * R18432 (0x4800) - DSP1 PM 0
- */
- #define WM5100_DSP1_PM_START_2_MASK 0x00FF /* DSP1_PM_START - [7:0] */
- #define WM5100_DSP1_PM_START_2_SHIFT 0 /* DSP1_PM_START - [7:0] */
- #define WM5100_DSP1_PM_START_2_WIDTH 8 /* DSP1_PM_START - [7:0] */
- /*
- * R18433 (0x4801) - DSP1 PM 1
- */
- #define WM5100_DSP1_PM_START_1_MASK 0xFFFF /* DSP1_PM_START - [15:0] */
- #define WM5100_DSP1_PM_START_1_SHIFT 0 /* DSP1_PM_START - [15:0] */
- #define WM5100_DSP1_PM_START_1_WIDTH 16 /* DSP1_PM_START - [15:0] */
- /*
- * R18434 (0x4802) - DSP1 PM 2
- */
- #define WM5100_DSP1_PM_START_MASK 0xFFFF /* DSP1_PM_START - [15:0] */
- #define WM5100_DSP1_PM_START_SHIFT 0 /* DSP1_PM_START - [15:0] */
- #define WM5100_DSP1_PM_START_WIDTH 16 /* DSP1_PM_START - [15:0] */
- /*
- * R18435 (0x4803) - DSP1 PM 3
- */
- #define WM5100_DSP1_PM_1_2_MASK 0x00FF /* DSP1_PM_1 - [7:0] */
- #define WM5100_DSP1_PM_1_2_SHIFT 0 /* DSP1_PM_1 - [7:0] */
- #define WM5100_DSP1_PM_1_2_WIDTH 8 /* DSP1_PM_1 - [7:0] */
- /*
- * R18436 (0x4804) - DSP1 PM 4
- */
- #define WM5100_DSP1_PM_1_1_MASK 0xFFFF /* DSP1_PM_1 - [15:0] */
- #define WM5100_DSP1_PM_1_1_SHIFT 0 /* DSP1_PM_1 - [15:0] */
- #define WM5100_DSP1_PM_1_1_WIDTH 16 /* DSP1_PM_1 - [15:0] */
- /*
- * R18437 (0x4805) - DSP1 PM 5
- */
- #define WM5100_DSP1_PM_1_MASK 0xFFFF /* DSP1_PM_1 - [15:0] */
- #define WM5100_DSP1_PM_1_SHIFT 0 /* DSP1_PM_1 - [15:0] */
- #define WM5100_DSP1_PM_1_WIDTH 16 /* DSP1_PM_1 - [15:0] */
- /*
- * R19962 (0x4DFA) - DSP1 PM 1530
- */
- #define WM5100_DSP1_PM_510_2_MASK 0x00FF /* DSP1_PM_510 - [7:0] */
- #define WM5100_DSP1_PM_510_2_SHIFT 0 /* DSP1_PM_510 - [7:0] */
- #define WM5100_DSP1_PM_510_2_WIDTH 8 /* DSP1_PM_510 - [7:0] */
- /*
- * R19963 (0x4DFB) - DSP1 PM 1531
- */
- #define WM5100_DSP1_PM_510_1_MASK 0xFFFF /* DSP1_PM_510 - [15:0] */
- #define WM5100_DSP1_PM_510_1_SHIFT 0 /* DSP1_PM_510 - [15:0] */
- #define WM5100_DSP1_PM_510_1_WIDTH 16 /* DSP1_PM_510 - [15:0] */
- /*
- * R19964 (0x4DFC) - DSP1 PM 1532
- */
- #define WM5100_DSP1_PM_510_MASK 0xFFFF /* DSP1_PM_510 - [15:0] */
- #define WM5100_DSP1_PM_510_SHIFT 0 /* DSP1_PM_510 - [15:0] */
- #define WM5100_DSP1_PM_510_WIDTH 16 /* DSP1_PM_510 - [15:0] */
- /*
- * R19965 (0x4DFD) - DSP1 PM 1533
- */
- #define WM5100_DSP1_PM_END_2_MASK 0x00FF /* DSP1_PM_END - [7:0] */
- #define WM5100_DSP1_PM_END_2_SHIFT 0 /* DSP1_PM_END - [7:0] */
- #define WM5100_DSP1_PM_END_2_WIDTH 8 /* DSP1_PM_END - [7:0] */
- /*
- * R19966 (0x4DFE) - DSP1 PM 1534
- */
- #define WM5100_DSP1_PM_END_1_MASK 0xFFFF /* DSP1_PM_END - [15:0] */
- #define WM5100_DSP1_PM_END_1_SHIFT 0 /* DSP1_PM_END - [15:0] */
- #define WM5100_DSP1_PM_END_1_WIDTH 16 /* DSP1_PM_END - [15:0] */
- /*
- * R19967 (0x4DFF) - DSP1 PM 1535
- */
- #define WM5100_DSP1_PM_END_MASK 0xFFFF /* DSP1_PM_END - [15:0] */
- #define WM5100_DSP1_PM_END_SHIFT 0 /* DSP1_PM_END - [15:0] */
- #define WM5100_DSP1_PM_END_WIDTH 16 /* DSP1_PM_END - [15:0] */
- /*
- * R20480 (0x5000) - DSP1 ZM 0
- */
- #define WM5100_DSP1_ZM_START_1_MASK 0x00FF /* DSP1_ZM_START - [7:0] */
- #define WM5100_DSP1_ZM_START_1_SHIFT 0 /* DSP1_ZM_START - [7:0] */
- #define WM5100_DSP1_ZM_START_1_WIDTH 8 /* DSP1_ZM_START - [7:0] */
- /*
- * R20481 (0x5001) - DSP1 ZM 1
- */
- #define WM5100_DSP1_ZM_START_MASK 0xFFFF /* DSP1_ZM_START - [15:0] */
- #define WM5100_DSP1_ZM_START_SHIFT 0 /* DSP1_ZM_START - [15:0] */
- #define WM5100_DSP1_ZM_START_WIDTH 16 /* DSP1_ZM_START - [15:0] */
- /*
- * R20482 (0x5002) - DSP1 ZM 2
- */
- #define WM5100_DSP1_ZM_1_1_MASK 0x00FF /* DSP1_ZM_1 - [7:0] */
- #define WM5100_DSP1_ZM_1_1_SHIFT 0 /* DSP1_ZM_1 - [7:0] */
- #define WM5100_DSP1_ZM_1_1_WIDTH 8 /* DSP1_ZM_1 - [7:0] */
- /*
- * R20483 (0x5003) - DSP1 ZM 3
- */
- #define WM5100_DSP1_ZM_1_MASK 0xFFFF /* DSP1_ZM_1 - [15:0] */
- #define WM5100_DSP1_ZM_1_SHIFT 0 /* DSP1_ZM_1 - [15:0] */
- #define WM5100_DSP1_ZM_1_WIDTH 16 /* DSP1_ZM_1 - [15:0] */
- /*
- * R22524 (0x57FC) - DSP1 ZM 2044
- */
- #define WM5100_DSP1_ZM_1022_1_MASK 0x00FF /* DSP1_ZM_1022 - [7:0] */
- #define WM5100_DSP1_ZM_1022_1_SHIFT 0 /* DSP1_ZM_1022 - [7:0] */
- #define WM5100_DSP1_ZM_1022_1_WIDTH 8 /* DSP1_ZM_1022 - [7:0] */
- /*
- * R22525 (0x57FD) - DSP1 ZM 2045
- */
- #define WM5100_DSP1_ZM_1022_MASK 0xFFFF /* DSP1_ZM_1022 - [15:0] */
- #define WM5100_DSP1_ZM_1022_SHIFT 0 /* DSP1_ZM_1022 - [15:0] */
- #define WM5100_DSP1_ZM_1022_WIDTH 16 /* DSP1_ZM_1022 - [15:0] */
- /*
- * R22526 (0x57FE) - DSP1 ZM 2046
- */
- #define WM5100_DSP1_ZM_END_1_MASK 0x00FF /* DSP1_ZM_END - [7:0] */
- #define WM5100_DSP1_ZM_END_1_SHIFT 0 /* DSP1_ZM_END - [7:0] */
- #define WM5100_DSP1_ZM_END_1_WIDTH 8 /* DSP1_ZM_END - [7:0] */
- /*
- * R22527 (0x57FF) - DSP1 ZM 2047
- */
- #define WM5100_DSP1_ZM_END_MASK 0xFFFF /* DSP1_ZM_END - [15:0] */
- #define WM5100_DSP1_ZM_END_SHIFT 0 /* DSP1_ZM_END - [15:0] */
- #define WM5100_DSP1_ZM_END_WIDTH 16 /* DSP1_ZM_END - [15:0] */
- /*
- * R24576 (0x6000) - DSP2 DM 0
- */
- #define WM5100_DSP2_DM_START_1_MASK 0x00FF /* DSP2_DM_START - [7:0] */
- #define WM5100_DSP2_DM_START_1_SHIFT 0 /* DSP2_DM_START - [7:0] */
- #define WM5100_DSP2_DM_START_1_WIDTH 8 /* DSP2_DM_START - [7:0] */
- /*
- * R24577 (0x6001) - DSP2 DM 1
- */
- #define WM5100_DSP2_DM_START_MASK 0xFFFF /* DSP2_DM_START - [15:0] */
- #define WM5100_DSP2_DM_START_SHIFT 0 /* DSP2_DM_START - [15:0] */
- #define WM5100_DSP2_DM_START_WIDTH 16 /* DSP2_DM_START - [15:0] */
- /*
- * R24578 (0x6002) - DSP2 DM 2
- */
- #define WM5100_DSP2_DM_1_1_MASK 0x00FF /* DSP2_DM_1 - [7:0] */
- #define WM5100_DSP2_DM_1_1_SHIFT 0 /* DSP2_DM_1 - [7:0] */
- #define WM5100_DSP2_DM_1_1_WIDTH 8 /* DSP2_DM_1 - [7:0] */
- /*
- * R24579 (0x6003) - DSP2 DM 3
- */
- #define WM5100_DSP2_DM_1_MASK 0xFFFF /* DSP2_DM_1 - [15:0] */
- #define WM5100_DSP2_DM_1_SHIFT 0 /* DSP2_DM_1 - [15:0] */
- #define WM5100_DSP2_DM_1_WIDTH 16 /* DSP2_DM_1 - [15:0] */
- /*
- * R25084 (0x61FC) - DSP2 DM 508
- */
- #define WM5100_DSP2_DM_254_1_MASK 0x00FF /* DSP2_DM_254 - [7:0] */
- #define WM5100_DSP2_DM_254_1_SHIFT 0 /* DSP2_DM_254 - [7:0] */
- #define WM5100_DSP2_DM_254_1_WIDTH 8 /* DSP2_DM_254 - [7:0] */
- /*
- * R25085 (0x61FD) - DSP2 DM 509
- */
- #define WM5100_DSP2_DM_254_MASK 0xFFFF /* DSP2_DM_254 - [15:0] */
- #define WM5100_DSP2_DM_254_SHIFT 0 /* DSP2_DM_254 - [15:0] */
- #define WM5100_DSP2_DM_254_WIDTH 16 /* DSP2_DM_254 - [15:0] */
- /*
- * R25086 (0x61FE) - DSP2 DM 510
- */
- #define WM5100_DSP2_DM_END_1_MASK 0x00FF /* DSP2_DM_END - [7:0] */
- #define WM5100_DSP2_DM_END_1_SHIFT 0 /* DSP2_DM_END - [7:0] */
- #define WM5100_DSP2_DM_END_1_WIDTH 8 /* DSP2_DM_END - [7:0] */
- /*
- * R25087 (0x61FF) - DSP2 DM 511
- */
- #define WM5100_DSP2_DM_END_MASK 0xFFFF /* DSP2_DM_END - [15:0] */
- #define WM5100_DSP2_DM_END_SHIFT 0 /* DSP2_DM_END - [15:0] */
- #define WM5100_DSP2_DM_END_WIDTH 16 /* DSP2_DM_END - [15:0] */
- /*
- * R26624 (0x6800) - DSP2 PM 0
- */
- #define WM5100_DSP2_PM_START_2_MASK 0x00FF /* DSP2_PM_START - [7:0] */
- #define WM5100_DSP2_PM_START_2_SHIFT 0 /* DSP2_PM_START - [7:0] */
- #define WM5100_DSP2_PM_START_2_WIDTH 8 /* DSP2_PM_START - [7:0] */
- /*
- * R26625 (0x6801) - DSP2 PM 1
- */
- #define WM5100_DSP2_PM_START_1_MASK 0xFFFF /* DSP2_PM_START - [15:0] */
- #define WM5100_DSP2_PM_START_1_SHIFT 0 /* DSP2_PM_START - [15:0] */
- #define WM5100_DSP2_PM_START_1_WIDTH 16 /* DSP2_PM_START - [15:0] */
- /*
- * R26626 (0x6802) - DSP2 PM 2
- */
- #define WM5100_DSP2_PM_START_MASK 0xFFFF /* DSP2_PM_START - [15:0] */
- #define WM5100_DSP2_PM_START_SHIFT 0 /* DSP2_PM_START - [15:0] */
- #define WM5100_DSP2_PM_START_WIDTH 16 /* DSP2_PM_START - [15:0] */
- /*
- * R26627 (0x6803) - DSP2 PM 3
- */
- #define WM5100_DSP2_PM_1_2_MASK 0x00FF /* DSP2_PM_1 - [7:0] */
- #define WM5100_DSP2_PM_1_2_SHIFT 0 /* DSP2_PM_1 - [7:0] */
- #define WM5100_DSP2_PM_1_2_WIDTH 8 /* DSP2_PM_1 - [7:0] */
- /*
- * R26628 (0x6804) - DSP2 PM 4
- */
- #define WM5100_DSP2_PM_1_1_MASK 0xFFFF /* DSP2_PM_1 - [15:0] */
- #define WM5100_DSP2_PM_1_1_SHIFT 0 /* DSP2_PM_1 - [15:0] */
- #define WM5100_DSP2_PM_1_1_WIDTH 16 /* DSP2_PM_1 - [15:0] */
- /*
- * R26629 (0x6805) - DSP2 PM 5
- */
- #define WM5100_DSP2_PM_1_MASK 0xFFFF /* DSP2_PM_1 - [15:0] */
- #define WM5100_DSP2_PM_1_SHIFT 0 /* DSP2_PM_1 - [15:0] */
- #define WM5100_DSP2_PM_1_WIDTH 16 /* DSP2_PM_1 - [15:0] */
- /*
- * R28154 (0x6DFA) - DSP2 PM 1530
- */
- #define WM5100_DSP2_PM_510_2_MASK 0x00FF /* DSP2_PM_510 - [7:0] */
- #define WM5100_DSP2_PM_510_2_SHIFT 0 /* DSP2_PM_510 - [7:0] */
- #define WM5100_DSP2_PM_510_2_WIDTH 8 /* DSP2_PM_510 - [7:0] */
- /*
- * R28155 (0x6DFB) - DSP2 PM 1531
- */
- #define WM5100_DSP2_PM_510_1_MASK 0xFFFF /* DSP2_PM_510 - [15:0] */
- #define WM5100_DSP2_PM_510_1_SHIFT 0 /* DSP2_PM_510 - [15:0] */
- #define WM5100_DSP2_PM_510_1_WIDTH 16 /* DSP2_PM_510 - [15:0] */
- /*
- * R28156 (0x6DFC) - DSP2 PM 1532
- */
- #define WM5100_DSP2_PM_510_MASK 0xFFFF /* DSP2_PM_510 - [15:0] */
- #define WM5100_DSP2_PM_510_SHIFT 0 /* DSP2_PM_510 - [15:0] */
- #define WM5100_DSP2_PM_510_WIDTH 16 /* DSP2_PM_510 - [15:0] */
- /*
- * R28157 (0x6DFD) - DSP2 PM 1533
- */
- #define WM5100_DSP2_PM_END_2_MASK 0x00FF /* DSP2_PM_END - [7:0] */
- #define WM5100_DSP2_PM_END_2_SHIFT 0 /* DSP2_PM_END - [7:0] */
- #define WM5100_DSP2_PM_END_2_WIDTH 8 /* DSP2_PM_END - [7:0] */
- /*
- * R28158 (0x6DFE) - DSP2 PM 1534
- */
- #define WM5100_DSP2_PM_END_1_MASK 0xFFFF /* DSP2_PM_END - [15:0] */
- #define WM5100_DSP2_PM_END_1_SHIFT 0 /* DSP2_PM_END - [15:0] */
- #define WM5100_DSP2_PM_END_1_WIDTH 16 /* DSP2_PM_END - [15:0] */
- /*
- * R28159 (0x6DFF) - DSP2 PM 1535
- */
- #define WM5100_DSP2_PM_END_MASK 0xFFFF /* DSP2_PM_END - [15:0] */
- #define WM5100_DSP2_PM_END_SHIFT 0 /* DSP2_PM_END - [15:0] */
- #define WM5100_DSP2_PM_END_WIDTH 16 /* DSP2_PM_END - [15:0] */
- /*
- * R28672 (0x7000) - DSP2 ZM 0
- */
- #define WM5100_DSP2_ZM_START_1_MASK 0x00FF /* DSP2_ZM_START - [7:0] */
- #define WM5100_DSP2_ZM_START_1_SHIFT 0 /* DSP2_ZM_START - [7:0] */
- #define WM5100_DSP2_ZM_START_1_WIDTH 8 /* DSP2_ZM_START - [7:0] */
- /*
- * R28673 (0x7001) - DSP2 ZM 1
- */
- #define WM5100_DSP2_ZM_START_MASK 0xFFFF /* DSP2_ZM_START - [15:0] */
- #define WM5100_DSP2_ZM_START_SHIFT 0 /* DSP2_ZM_START - [15:0] */
- #define WM5100_DSP2_ZM_START_WIDTH 16 /* DSP2_ZM_START - [15:0] */
- /*
- * R28674 (0x7002) - DSP2 ZM 2
- */
- #define WM5100_DSP2_ZM_1_1_MASK 0x00FF /* DSP2_ZM_1 - [7:0] */
- #define WM5100_DSP2_ZM_1_1_SHIFT 0 /* DSP2_ZM_1 - [7:0] */
- #define WM5100_DSP2_ZM_1_1_WIDTH 8 /* DSP2_ZM_1 - [7:0] */
- /*
- * R28675 (0x7003) - DSP2 ZM 3
- */
- #define WM5100_DSP2_ZM_1_MASK 0xFFFF /* DSP2_ZM_1 - [15:0] */
- #define WM5100_DSP2_ZM_1_SHIFT 0 /* DSP2_ZM_1 - [15:0] */
- #define WM5100_DSP2_ZM_1_WIDTH 16 /* DSP2_ZM_1 - [15:0] */
- /*
- * R30716 (0x77FC) - DSP2 ZM 2044
- */
- #define WM5100_DSP2_ZM_1022_1_MASK 0x00FF /* DSP2_ZM_1022 - [7:0] */
- #define WM5100_DSP2_ZM_1022_1_SHIFT 0 /* DSP2_ZM_1022 - [7:0] */
- #define WM5100_DSP2_ZM_1022_1_WIDTH 8 /* DSP2_ZM_1022 - [7:0] */
- /*
- * R30717 (0x77FD) - DSP2 ZM 2045
- */
- #define WM5100_DSP2_ZM_1022_MASK 0xFFFF /* DSP2_ZM_1022 - [15:0] */
- #define WM5100_DSP2_ZM_1022_SHIFT 0 /* DSP2_ZM_1022 - [15:0] */
- #define WM5100_DSP2_ZM_1022_WIDTH 16 /* DSP2_ZM_1022 - [15:0] */
- /*
- * R30718 (0x77FE) - DSP2 ZM 2046
- */
- #define WM5100_DSP2_ZM_END_1_MASK 0x00FF /* DSP2_ZM_END - [7:0] */
- #define WM5100_DSP2_ZM_END_1_SHIFT 0 /* DSP2_ZM_END - [7:0] */
- #define WM5100_DSP2_ZM_END_1_WIDTH 8 /* DSP2_ZM_END - [7:0] */
- /*
- * R30719 (0x77FF) - DSP2 ZM 2047
- */
- #define WM5100_DSP2_ZM_END_MASK 0xFFFF /* DSP2_ZM_END - [15:0] */
- #define WM5100_DSP2_ZM_END_SHIFT 0 /* DSP2_ZM_END - [15:0] */
- #define WM5100_DSP2_ZM_END_WIDTH 16 /* DSP2_ZM_END - [15:0] */
- /*
- * R32768 (0x8000) - DSP3 DM 0
- */
- #define WM5100_DSP3_DM_START_1_MASK 0x00FF /* DSP3_DM_START - [7:0] */
- #define WM5100_DSP3_DM_START_1_SHIFT 0 /* DSP3_DM_START - [7:0] */
- #define WM5100_DSP3_DM_START_1_WIDTH 8 /* DSP3_DM_START - [7:0] */
- /*
- * R32769 (0x8001) - DSP3 DM 1
- */
- #define WM5100_DSP3_DM_START_MASK 0xFFFF /* DSP3_DM_START - [15:0] */
- #define WM5100_DSP3_DM_START_SHIFT 0 /* DSP3_DM_START - [15:0] */
- #define WM5100_DSP3_DM_START_WIDTH 16 /* DSP3_DM_START - [15:0] */
- /*
- * R32770 (0x8002) - DSP3 DM 2
- */
- #define WM5100_DSP3_DM_1_1_MASK 0x00FF /* DSP3_DM_1 - [7:0] */
- #define WM5100_DSP3_DM_1_1_SHIFT 0 /* DSP3_DM_1 - [7:0] */
- #define WM5100_DSP3_DM_1_1_WIDTH 8 /* DSP3_DM_1 - [7:0] */
- /*
- * R32771 (0x8003) - DSP3 DM 3
- */
- #define WM5100_DSP3_DM_1_MASK 0xFFFF /* DSP3_DM_1 - [15:0] */
- #define WM5100_DSP3_DM_1_SHIFT 0 /* DSP3_DM_1 - [15:0] */
- #define WM5100_DSP3_DM_1_WIDTH 16 /* DSP3_DM_1 - [15:0] */
- /*
- * R33276 (0x81FC) - DSP3 DM 508
- */
- #define WM5100_DSP3_DM_254_1_MASK 0x00FF /* DSP3_DM_254 - [7:0] */
- #define WM5100_DSP3_DM_254_1_SHIFT 0 /* DSP3_DM_254 - [7:0] */
- #define WM5100_DSP3_DM_254_1_WIDTH 8 /* DSP3_DM_254 - [7:0] */
- /*
- * R33277 (0x81FD) - DSP3 DM 509
- */
- #define WM5100_DSP3_DM_254_MASK 0xFFFF /* DSP3_DM_254 - [15:0] */
- #define WM5100_DSP3_DM_254_SHIFT 0 /* DSP3_DM_254 - [15:0] */
- #define WM5100_DSP3_DM_254_WIDTH 16 /* DSP3_DM_254 - [15:0] */
- /*
- * R33278 (0x81FE) - DSP3 DM 510
- */
- #define WM5100_DSP3_DM_END_1_MASK 0x00FF /* DSP3_DM_END - [7:0] */
- #define WM5100_DSP3_DM_END_1_SHIFT 0 /* DSP3_DM_END - [7:0] */
- #define WM5100_DSP3_DM_END_1_WIDTH 8 /* DSP3_DM_END - [7:0] */
- /*
- * R33279 (0x81FF) - DSP3 DM 511
- */
- #define WM5100_DSP3_DM_END_MASK 0xFFFF /* DSP3_DM_END - [15:0] */
- #define WM5100_DSP3_DM_END_SHIFT 0 /* DSP3_DM_END - [15:0] */
- #define WM5100_DSP3_DM_END_WIDTH 16 /* DSP3_DM_END - [15:0] */
- /*
- * R34816 (0x8800) - DSP3 PM 0
- */
- #define WM5100_DSP3_PM_START_2_MASK 0x00FF /* DSP3_PM_START - [7:0] */
- #define WM5100_DSP3_PM_START_2_SHIFT 0 /* DSP3_PM_START - [7:0] */
- #define WM5100_DSP3_PM_START_2_WIDTH 8 /* DSP3_PM_START - [7:0] */
- /*
- * R34817 (0x8801) - DSP3 PM 1
- */
- #define WM5100_DSP3_PM_START_1_MASK 0xFFFF /* DSP3_PM_START - [15:0] */
- #define WM5100_DSP3_PM_START_1_SHIFT 0 /* DSP3_PM_START - [15:0] */
- #define WM5100_DSP3_PM_START_1_WIDTH 16 /* DSP3_PM_START - [15:0] */
- /*
- * R34818 (0x8802) - DSP3 PM 2
- */
- #define WM5100_DSP3_PM_START_MASK 0xFFFF /* DSP3_PM_START - [15:0] */
- #define WM5100_DSP3_PM_START_SHIFT 0 /* DSP3_PM_START - [15:0] */
- #define WM5100_DSP3_PM_START_WIDTH 16 /* DSP3_PM_START - [15:0] */
- /*
- * R34819 (0x8803) - DSP3 PM 3
- */
- #define WM5100_DSP3_PM_1_2_MASK 0x00FF /* DSP3_PM_1 - [7:0] */
- #define WM5100_DSP3_PM_1_2_SHIFT 0 /* DSP3_PM_1 - [7:0] */
- #define WM5100_DSP3_PM_1_2_WIDTH 8 /* DSP3_PM_1 - [7:0] */
- /*
- * R34820 (0x8804) - DSP3 PM 4
- */
- #define WM5100_DSP3_PM_1_1_MASK 0xFFFF /* DSP3_PM_1 - [15:0] */
- #define WM5100_DSP3_PM_1_1_SHIFT 0 /* DSP3_PM_1 - [15:0] */
- #define WM5100_DSP3_PM_1_1_WIDTH 16 /* DSP3_PM_1 - [15:0] */
- /*
- * R34821 (0x8805) - DSP3 PM 5
- */
- #define WM5100_DSP3_PM_1_MASK 0xFFFF /* DSP3_PM_1 - [15:0] */
- #define WM5100_DSP3_PM_1_SHIFT 0 /* DSP3_PM_1 - [15:0] */
- #define WM5100_DSP3_PM_1_WIDTH 16 /* DSP3_PM_1 - [15:0] */
- /*
- * R36346 (0x8DFA) - DSP3 PM 1530
- */
- #define WM5100_DSP3_PM_510_2_MASK 0x00FF /* DSP3_PM_510 - [7:0] */
- #define WM5100_DSP3_PM_510_2_SHIFT 0 /* DSP3_PM_510 - [7:0] */
- #define WM5100_DSP3_PM_510_2_WIDTH 8 /* DSP3_PM_510 - [7:0] */
- /*
- * R36347 (0x8DFB) - DSP3 PM 1531
- */
- #define WM5100_DSP3_PM_510_1_MASK 0xFFFF /* DSP3_PM_510 - [15:0] */
- #define WM5100_DSP3_PM_510_1_SHIFT 0 /* DSP3_PM_510 - [15:0] */
- #define WM5100_DSP3_PM_510_1_WIDTH 16 /* DSP3_PM_510 - [15:0] */
- /*
- * R36348 (0x8DFC) - DSP3 PM 1532
- */
- #define WM5100_DSP3_PM_510_MASK 0xFFFF /* DSP3_PM_510 - [15:0] */
- #define WM5100_DSP3_PM_510_SHIFT 0 /* DSP3_PM_510 - [15:0] */
- #define WM5100_DSP3_PM_510_WIDTH 16 /* DSP3_PM_510 - [15:0] */
- /*
- * R36349 (0x8DFD) - DSP3 PM 1533
- */
- #define WM5100_DSP3_PM_END_2_MASK 0x00FF /* DSP3_PM_END - [7:0] */
- #define WM5100_DSP3_PM_END_2_SHIFT 0 /* DSP3_PM_END - [7:0] */
- #define WM5100_DSP3_PM_END_2_WIDTH 8 /* DSP3_PM_END - [7:0] */
- /*
- * R36350 (0x8DFE) - DSP3 PM 1534
- */
- #define WM5100_DSP3_PM_END_1_MASK 0xFFFF /* DSP3_PM_END - [15:0] */
- #define WM5100_DSP3_PM_END_1_SHIFT 0 /* DSP3_PM_END - [15:0] */
- #define WM5100_DSP3_PM_END_1_WIDTH 16 /* DSP3_PM_END - [15:0] */
- /*
- * R36351 (0x8DFF) - DSP3 PM 1535
- */
- #define WM5100_DSP3_PM_END_MASK 0xFFFF /* DSP3_PM_END - [15:0] */
- #define WM5100_DSP3_PM_END_SHIFT 0 /* DSP3_PM_END - [15:0] */
- #define WM5100_DSP3_PM_END_WIDTH 16 /* DSP3_PM_END - [15:0] */
- /*
- * R36864 (0x9000) - DSP3 ZM 0
- */
- #define WM5100_DSP3_ZM_START_1_MASK 0x00FF /* DSP3_ZM_START - [7:0] */
- #define WM5100_DSP3_ZM_START_1_SHIFT 0 /* DSP3_ZM_START - [7:0] */
- #define WM5100_DSP3_ZM_START_1_WIDTH 8 /* DSP3_ZM_START - [7:0] */
- /*
- * R36865 (0x9001) - DSP3 ZM 1
- */
- #define WM5100_DSP3_ZM_START_MASK 0xFFFF /* DSP3_ZM_START - [15:0] */
- #define WM5100_DSP3_ZM_START_SHIFT 0 /* DSP3_ZM_START - [15:0] */
- #define WM5100_DSP3_ZM_START_WIDTH 16 /* DSP3_ZM_START - [15:0] */
- /*
- * R36866 (0x9002) - DSP3 ZM 2
- */
- #define WM5100_DSP3_ZM_1_1_MASK 0x00FF /* DSP3_ZM_1 - [7:0] */
- #define WM5100_DSP3_ZM_1_1_SHIFT 0 /* DSP3_ZM_1 - [7:0] */
- #define WM5100_DSP3_ZM_1_1_WIDTH 8 /* DSP3_ZM_1 - [7:0] */
- /*
- * R36867 (0x9003) - DSP3 ZM 3
- */
- #define WM5100_DSP3_ZM_1_MASK 0xFFFF /* DSP3_ZM_1 - [15:0] */
- #define WM5100_DSP3_ZM_1_SHIFT 0 /* DSP3_ZM_1 - [15:0] */
- #define WM5100_DSP3_ZM_1_WIDTH 16 /* DSP3_ZM_1 - [15:0] */
- /*
- * R38908 (0x97FC) - DSP3 ZM 2044
- */
- #define WM5100_DSP3_ZM_1022_1_MASK 0x00FF /* DSP3_ZM_1022 - [7:0] */
- #define WM5100_DSP3_ZM_1022_1_SHIFT 0 /* DSP3_ZM_1022 - [7:0] */
- #define WM5100_DSP3_ZM_1022_1_WIDTH 8 /* DSP3_ZM_1022 - [7:0] */
- /*
- * R38909 (0x97FD) - DSP3 ZM 2045
- */
- #define WM5100_DSP3_ZM_1022_MASK 0xFFFF /* DSP3_ZM_1022 - [15:0] */
- #define WM5100_DSP3_ZM_1022_SHIFT 0 /* DSP3_ZM_1022 - [15:0] */
- #define WM5100_DSP3_ZM_1022_WIDTH 16 /* DSP3_ZM_1022 - [15:0] */
- /*
- * R38910 (0x97FE) - DSP3 ZM 2046
- */
- #define WM5100_DSP3_ZM_END_1_MASK 0x00FF /* DSP3_ZM_END - [7:0] */
- #define WM5100_DSP3_ZM_END_1_SHIFT 0 /* DSP3_ZM_END - [7:0] */
- #define WM5100_DSP3_ZM_END_1_WIDTH 8 /* DSP3_ZM_END - [7:0] */
- /*
- * R38911 (0x97FF) - DSP3 ZM 2047
- */
- #define WM5100_DSP3_ZM_END_MASK 0xFFFF /* DSP3_ZM_END - [15:0] */
- #define WM5100_DSP3_ZM_END_SHIFT 0 /* DSP3_ZM_END - [15:0] */
- #define WM5100_DSP3_ZM_END_WIDTH 16 /* DSP3_ZM_END - [15:0] */
- bool wm5100_readable_register(struct device *dev, unsigned int reg);
- bool wm5100_volatile_register(struct device *dev, unsigned int reg);
- extern struct reg_default wm5100_reg_defaults[WM5100_REGISTER_COUNT];
- #endif
|