12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289 |
- /* SPDX-License-Identifier: GPL-2.0 */
- /*
- * Copyright (C) 2020 MediaTek Inc.
- * Author: Argus Lin <[email protected]>
- */
- #ifndef _MT6359_H_
- #define _MT6359_H_
- /*************Register Bit Define*************/
- #define MT6359_TOP0_ID 0x0
- #define MT6359_SMT_CON1 0x32
- #define MT6359_DRV_CON2 0x3c
- #define MT6359_DRV_CON3 0x3e
- #define MT6359_DRV_CON4 0x40
- #define MT6359_TOP_CKPDN_CON0 0x10c
- #define MT6359_TOP_CKPDN_CON0_SET 0x10e
- #define MT6359_TOP_CKPDN_CON0_CLR 0x110
- #define MT6359_AUXADC_RQST0 0x1108
- #define MT6359_AUXADC_CON10 0x11a0
- #define MT6359_AUXADC_ACCDET 0x11ba
- #define MT6359_LDO_VUSB_OP_EN 0x1d0c
- #define MT6359_LDO_VUSB_OP_EN_SET 0x1d0e
- #define MT6359_LDO_VUSB_OP_EN_CLR 0x1d10
- #define MT6359_AUD_TOP_CKPDN_CON0 0x230c
- #define MT6359_AUD_TOP_CKPDN_CON0_SET 0x230e
- #define MT6359_AUD_TOP_CKPDN_CON0_CLR 0x2310
- #define MT6359_AUD_TOP_RST_CON0 0x2320
- #define MT6359_AUD_TOP_RST_CON0_SET 0x2322
- #define MT6359_AUD_TOP_RST_CON0_CLR 0x2324
- #define MT6359_AUD_TOP_INT_CON0 0x2328
- #define MT6359_AUD_TOP_INT_CON0_SET 0x232a
- #define MT6359_AUD_TOP_INT_CON0_CLR 0x232c
- #define MT6359_AUD_TOP_INT_MASK_CON0 0x232e
- #define MT6359_AUD_TOP_INT_MASK_CON0_SET 0x2330
- #define MT6359_AUD_TOP_INT_MASK_CON0_CLR 0x2332
- #define MT6359_AUD_TOP_INT_STATUS0 0x2334
- #define MT6359_AFE_NCP_CFG2 0x24e2
- #define MT6359_AUDENC_DSN_ID 0x2500
- #define MT6359_AUDENC_DSN_REV0 0x2502
- #define MT6359_AUDENC_DSN_DBI 0x2504
- #define MT6359_AUDENC_DSN_FPI 0x2506
- #define MT6359_AUDENC_ANA_CON0 0x2508
- #define MT6359_AUDENC_ANA_CON1 0x250a
- #define MT6359_AUDENC_ANA_CON2 0x250c
- #define MT6359_AUDENC_ANA_CON3 0x250e
- #define MT6359_AUDENC_ANA_CON4 0x2510
- #define MT6359_AUDENC_ANA_CON5 0x2512
- #define MT6359_AUDENC_ANA_CON6 0x2514
- #define MT6359_AUDENC_ANA_CON7 0x2516
- #define MT6359_AUDENC_ANA_CON8 0x2518
- #define MT6359_AUDENC_ANA_CON9 0x251a
- #define MT6359_AUDENC_ANA_CON10 0x251c
- #define MT6359_AUDENC_ANA_CON11 0x251e
- #define MT6359_AUDENC_ANA_CON12 0x2520
- #define MT6359_AUDENC_ANA_CON13 0x2522
- #define MT6359_AUDENC_ANA_CON14 0x2524
- #define MT6359_AUDENC_ANA_CON15 0x2526
- #define MT6359_AUDENC_ANA_CON16 0x2528
- #define MT6359_AUDENC_ANA_CON17 0x252a
- #define MT6359_AUDENC_ANA_CON18 0x252c
- #define MT6359_AUDENC_ANA_CON19 0x252e
- #define MT6359_AUDENC_ANA_CON20 0x2530
- #define MT6359_AUDENC_ANA_CON21 0x2532
- #define MT6359_AUDENC_ANA_CON22 0x2534
- #define MT6359_AUDENC_ANA_CON23 0x2536
- #define MT6359_AUDDEC_DSN_ID 0x2580
- #define MT6359_AUDDEC_DSN_REV0 0x2582
- #define MT6359_AUDDEC_DSN_DBI 0x2584
- #define MT6359_AUDDEC_DSN_FPI 0x2586
- #define MT6359_AUDDEC_ANA_CON0 0x2588
- #define MT6359_AUDDEC_ANA_CON1 0x258a
- #define MT6359_AUDDEC_ANA_CON2 0x258c
- #define MT6359_AUDDEC_ANA_CON3 0x258e
- #define MT6359_AUDDEC_ANA_CON4 0x2590
- #define MT6359_AUDDEC_ANA_CON5 0x2592
- #define MT6359_AUDDEC_ANA_CON6 0x2594
- #define MT6359_AUDDEC_ANA_CON7 0x2596
- #define MT6359_AUDDEC_ANA_CON8 0x2598
- #define MT6359_AUDDEC_ANA_CON9 0x259a
- #define MT6359_AUDDEC_ANA_CON10 0x259c
- #define MT6359_AUDDEC_ANA_CON11 0x259e
- #define MT6359_AUDDEC_ANA_CON12 0x25a0
- #define MT6359_AUDDEC_ANA_CON13 0x25a2
- #define MT6359_AUDDEC_ANA_CON14 0x25a4
- #define MT6359_ACCDET_DSN_DIG_ID 0x2680
- #define MT6359_ACCDET_DSN_DIG_REV0 0x2682
- #define MT6359_ACCDET_DSN_DBI 0x2684
- #define MT6359_ACCDET_DSN_FPI 0x2686
- #define MT6359_ACCDET_CON0 0x2688
- #define MT6359_ACCDET_CON1 0x268a
- #define MT6359_ACCDET_CON2 0x268c
- #define MT6359_ACCDET_CON3 0x268e
- #define MT6359_ACCDET_CON4 0x2690
- #define MT6359_ACCDET_CON5 0x2692
- #define MT6359_ACCDET_CON6 0x2694
- #define MT6359_ACCDET_CON7 0x2696
- #define MT6359_ACCDET_CON8 0x2698
- #define MT6359_ACCDET_CON9 0x269a
- #define MT6359_ACCDET_CON10 0x269c
- #define MT6359_ACCDET_CON11 0x269e
- #define MT6359_ACCDET_CON12 0x26a0
- #define MT6359_ACCDET_CON13 0x26a2
- #define MT6359_ACCDET_CON14 0x26a4
- #define MT6359_ACCDET_CON15 0x26a6
- #define MT6359_ACCDET_CON16 0x26a8
- #define MT6359_ACCDET_CON17 0x26aa
- #define MT6359_ACCDET_CON18 0x26ac
- #define MT6359_ACCDET_CON19 0x26ae
- #define MT6359_ACCDET_CON20 0x26b0
- #define MT6359_ACCDET_CON21 0x26b2
- #define MT6359_ACCDET_CON22 0x26b4
- #define MT6359_ACCDET_CON23 0x26b6
- #define MT6359_ACCDET_CON24 0x26b8
- #define MT6359_ACCDET_CON25 0x26ba
- #define MT6359_ACCDET_CON26 0x26bc
- #define MT6359_ACCDET_CON27 0x26be
- #define MT6359_ACCDET_CON28 0x26c0
- #define MT6359_ACCDET_CON29 0x26c2
- #define MT6359_ACCDET_CON30 0x26c4
- #define MT6359_ACCDET_CON31 0x26c6
- #define MT6359_ACCDET_CON32 0x26c8
- #define MT6359_ACCDET_CON33 0x26ca
- #define MT6359_ACCDET_CON34 0x26cc
- #define MT6359_ACCDET_CON35 0x26ce
- #define MT6359_ACCDET_CON36 0x26d0
- #define MT6359_ACCDET_CON37 0x26d2
- #define MT6359_ACCDET_CON38 0x26d4
- #define MT6359_ACCDET_CON39 0x26d6
- #define MT6359_ACCDET_CON40 0x26d8
- #define TOP0_ANA_ID_ADDR \
- MT6359_TOP0_ID
- #define TOP0_ANA_ID_SFT 0
- #define TOP0_ANA_ID_MASK 0xFF
- #define TOP0_ANA_ID_MASK_SFT (0xFF << 0)
- #define AUXADC_RQST_CH0_ADDR \
- MT6359_AUXADC_RQST0
- #define AUXADC_RQST_CH0_SFT 0
- #define AUXADC_RQST_CH0_MASK 0x1
- #define AUXADC_RQST_CH0_MASK_SFT (0x1 << 0)
- #define AUXADC_ACCDET_ANASWCTRL_EN_ADDR \
- MT6359_AUXADC_CON15
- #define AUXADC_ACCDET_ANASWCTRL_EN_SFT 6
- #define AUXADC_ACCDET_ANASWCTRL_EN_MASK 0x1
- #define AUXADC_ACCDET_ANASWCTRL_EN_MASK_SFT (0x1 << 6)
- #define AUXADC_ACCDET_AUTO_SPL_ADDR \
- MT6359_AUXADC_ACCDET
- #define AUXADC_ACCDET_AUTO_SPL_SFT 0
- #define AUXADC_ACCDET_AUTO_SPL_MASK 0x1
- #define AUXADC_ACCDET_AUTO_SPL_MASK_SFT (0x1 << 0)
- #define AUXADC_ACCDET_AUTO_RQST_CLR_ADDR \
- MT6359_AUXADC_ACCDET
- #define AUXADC_ACCDET_AUTO_RQST_CLR_SFT 1
- #define AUXADC_ACCDET_AUTO_RQST_CLR_MASK 0x1
- #define AUXADC_ACCDET_AUTO_RQST_CLR_MASK_SFT (0x1 << 1)
- #define AUXADC_ACCDET_DIG1_RSV0_ADDR \
- MT6359_AUXADC_ACCDET
- #define AUXADC_ACCDET_DIG1_RSV0_SFT 2
- #define AUXADC_ACCDET_DIG1_RSV0_MASK 0x3F
- #define AUXADC_ACCDET_DIG1_RSV0_MASK_SFT (0x3F << 2)
- #define AUXADC_ACCDET_DIG0_RSV0_ADDR \
- MT6359_AUXADC_ACCDET
- #define AUXADC_ACCDET_DIG0_RSV0_SFT 8
- #define AUXADC_ACCDET_DIG0_RSV0_MASK 0xFF
- #define AUXADC_ACCDET_DIG0_RSV0_MASK_SFT (0xFF << 8)
- #define RG_ACCDET_CK_PDN_ADDR \
- MT6359_AUD_TOP_CKPDN_CON0
- #define RG_ACCDET_CK_PDN_SFT 0
- #define RG_ACCDET_CK_PDN_MASK 0x1
- #define RG_ACCDET_CK_PDN_MASK_SFT (0x1 << 0)
- #define RG_ACCDET_RST_ADDR \
- MT6359_AUD_TOP_RST_CON0
- #define RG_ACCDET_RST_SFT 1
- #define RG_ACCDET_RST_MASK 0x1
- #define RG_ACCDET_RST_MASK_SFT (0x1 << 1)
- #define BANK_ACCDET_SWRST_ADDR \
- MT6359_AUD_TOP_RST_BANK_CON0
- #define BANK_ACCDET_SWRST_SFT 0
- #define BANK_ACCDET_SWRST_MASK 0x1
- #define BANK_ACCDET_SWRST_MASK_SFT (0x1 << 0)
- #define RG_INT_EN_ACCDET_ADDR \
- MT6359_AUD_TOP_INT_CON0
- #define RG_INT_EN_ACCDET_SFT 5
- #define RG_INT_EN_ACCDET_MASK 0x1
- #define RG_INT_EN_ACCDET_MASK_SFT (0x1 << 5)
- #define RG_INT_EN_ACCDET_EINT0_ADDR \
- MT6359_AUD_TOP_INT_CON0
- #define RG_INT_EN_ACCDET_EINT0_SFT 6
- #define RG_INT_EN_ACCDET_EINT0_MASK 0x1
- #define RG_INT_EN_ACCDET_EINT0_MASK_SFT (0x1 << 6)
- #define RG_INT_EN_ACCDET_EINT1_ADDR \
- MT6359_AUD_TOP_INT_CON0
- #define RG_INT_EN_ACCDET_EINT1_SFT 7
- #define RG_INT_EN_ACCDET_EINT1_MASK 0x1
- #define RG_INT_EN_ACCDET_EINT1_MASK_SFT (0x1 << 7)
- #define RG_INT_MASK_ACCDET_ADDR \
- MT6359_AUD_TOP_INT_MASK_CON0
- #define RG_INT_MASK_ACCDET_SFT 5
- #define RG_INT_MASK_ACCDET_MASK 0x1
- #define RG_INT_MASK_ACCDET_MASK_SFT (0x1 << 5)
- #define RG_INT_MASK_ACCDET_EINT0_ADDR \
- MT6359_AUD_TOP_INT_MASK_CON0
- #define RG_INT_MASK_ACCDET_EINT0_SFT 6
- #define RG_INT_MASK_ACCDET_EINT0_MASK 0x1
- #define RG_INT_MASK_ACCDET_EINT0_MASK_SFT (0x1 << 6)
- #define RG_INT_MASK_ACCDET_EINT1_ADDR \
- MT6359_AUD_TOP_INT_MASK_CON0
- #define RG_INT_MASK_ACCDET_EINT1_SFT 7
- #define RG_INT_MASK_ACCDET_EINT1_MASK 0x1
- #define RG_INT_MASK_ACCDET_EINT1_MASK_SFT (0x1 << 7)
- #define RG_INT_STATUS_ACCDET_ADDR \
- MT6359_AUD_TOP_INT_STATUS0
- #define RG_INT_STATUS_ACCDET_SFT 5
- #define RG_INT_STATUS_ACCDET_MASK 0x1
- #define RG_INT_STATUS_ACCDET_MASK_SFT (0x1 << 5)
- #define RG_INT_STATUS_ACCDET_EINT0_ADDR \
- MT6359_AUD_TOP_INT_STATUS0
- #define RG_INT_STATUS_ACCDET_EINT0_SFT 6
- #define RG_INT_STATUS_ACCDET_EINT0_MASK 0x1
- #define RG_INT_STATUS_ACCDET_EINT0_MASK_SFT (0x1 << 6)
- #define RG_INT_STATUS_ACCDET_EINT1_ADDR \
- MT6359_AUD_TOP_INT_STATUS0
- #define RG_INT_STATUS_ACCDET_EINT1_SFT 7
- #define RG_INT_STATUS_ACCDET_EINT1_MASK 0x1
- #define RG_INT_STATUS_ACCDET_EINT1_MASK_SFT (0x1 << 7)
- #define RG_INT_RAW_STATUS_ACCDET_ADDR \
- MT6359_AUD_TOP_INT_RAW_STATUS0
- #define RG_INT_RAW_STATUS_ACCDET_SFT 5
- #define RG_INT_RAW_STATUS_ACCDET_MASK 0x1
- #define RG_INT_RAW_STATUS_ACCDET_MASK_SFT (0x1 << 5)
- #define RG_INT_RAW_STATUS_ACCDET_EINT0_ADDR \
- MT6359_AUD_TOP_INT_RAW_STATUS0
- #define RG_INT_RAW_STATUS_ACCDET_EINT0_SFT 6
- #define RG_INT_RAW_STATUS_ACCDET_EINT0_MASK 0x1
- #define RG_INT_RAW_STATUS_ACCDET_EINT0_MASK_SFT (0x1 << 6)
- #define RG_INT_RAW_STATUS_ACCDET_EINT1_ADDR \
- MT6359_AUD_TOP_INT_RAW_STATUS0
- #define RG_INT_RAW_STATUS_ACCDET_EINT1_SFT 7
- #define RG_INT_RAW_STATUS_ACCDET_EINT1_MASK 0x1
- #define RG_INT_RAW_STATUS_ACCDET_EINT1_MASK_SFT (0x1 << 7)
- #define RG_AUDACCDETMICBIAS0PULLLOW_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_AUDACCDETMICBIAS0PULLLOW_SFT 0
- #define RG_AUDACCDETMICBIAS0PULLLOW_MASK 0x1
- #define RG_AUDACCDETMICBIAS0PULLLOW_MASK_SFT (0x1 << 0)
- #define RG_AUDACCDETMICBIAS1PULLLOW_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_AUDACCDETMICBIAS1PULLLOW_SFT 1
- #define RG_AUDACCDETMICBIAS1PULLLOW_MASK 0x1
- #define RG_AUDACCDETMICBIAS1PULLLOW_MASK_SFT (0x1 << 1)
- #define RG_AUDACCDETMICBIAS2PULLLOW_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_AUDACCDETMICBIAS2PULLLOW_SFT 2
- #define RG_AUDACCDETMICBIAS2PULLLOW_MASK 0x1
- #define RG_AUDACCDETMICBIAS2PULLLOW_MASK_SFT (0x1 << 2)
- #define RG_AUDACCDETVIN1PULLLOW_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_AUDACCDETVIN1PULLLOW_SFT 3
- #define RG_AUDACCDETVIN1PULLLOW_MASK 0x1
- #define RG_AUDACCDETVIN1PULLLOW_MASK_SFT (0x1 << 3)
- #define RG_AUDACCDETVTHACAL_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_AUDACCDETVTHACAL_SFT 4
- #define RG_AUDACCDETVTHACAL_MASK 0x1
- #define RG_AUDACCDETVTHACAL_MASK_SFT (0x1 << 4)
- #define RG_AUDACCDETVTHBCAL_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_AUDACCDETVTHBCAL_SFT 5
- #define RG_AUDACCDETVTHBCAL_MASK 0x1
- #define RG_AUDACCDETVTHBCAL_MASK_SFT (0x1 << 5)
- #define RG_AUDACCDETTVDET_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_AUDACCDETTVDET_SFT 6
- #define RG_AUDACCDETTVDET_MASK 0x1
- #define RG_AUDACCDETTVDET_MASK_SFT (0x1 << 6)
- #define RG_ACCDETSEL_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_ACCDETSEL_SFT 7
- #define RG_ACCDETSEL_MASK 0x1
- #define RG_ACCDETSEL_MASK_SFT (0x1 << 7)
- #define RG_AUDPWDBMICBIAS1_ADDR \
- MT6359_AUDENC_ANA_CON16
- #define RG_AUDPWDBMICBIAS1_SFT 0
- #define RG_AUDPWDBMICBIAS1_MASK 0x1
- #define RG_AUDPWDBMICBIAS1_MASK_SFT (0x1 << 0)
- #define RG_AUDMICBIAS1BYPASSEN_ADDR \
- MT6359_AUDENC_ANA_CON16
- #define RG_AUDMICBIAS1BYPASSEN_SFT 1
- #define RG_AUDMICBIAS1BYPASSEN_MASK 0x1
- #define RG_AUDMICBIAS1BYPASSEN_MASK_SFT (0x1 << 1)
- #define RG_AUDMICBIAS1LOWPEN_ADDR \
- MT6359_AUDENC_ANA_CON16
- #define RG_AUDMICBIAS1LOWPEN_SFT 2
- #define RG_AUDMICBIAS1LOWPEN_MASK 0x1
- #define RG_AUDMICBIAS1LOWPEN_MASK_SFT (0x1 << 2)
- #define RG_AUDMICBIAS1VREF_ADDR \
- MT6359_AUDENC_ANA_CON16
- #define RG_AUDMICBIAS1VREF_SFT 4
- #define RG_AUDMICBIAS1VREF_MASK 0x7
- #define RG_AUDMICBIAS1VREF_MASK_SFT (0x7 << 4)
- #define RG_AUDMICBIAS1DCSW1PEN_ADDR \
- MT6359_AUDENC_ANA_CON16
- #define RG_AUDMICBIAS1DCSW1PEN_SFT 8
- #define RG_AUDMICBIAS1DCSW1PEN_MASK 0x1
- #define RG_AUDMICBIAS1DCSW1PEN_MASK_SFT (0x1 << 8)
- #define RG_AUDMICBIAS1DCSW1NEN_ADDR \
- MT6359_AUDENC_ANA_CON16
- #define RG_AUDMICBIAS1DCSW1NEN_SFT 9
- #define RG_AUDMICBIAS1DCSW1NEN_MASK 0x1
- #define RG_AUDMICBIAS1DCSW1NEN_MASK_SFT (0x1 << 9)
- #define RG_BANDGAPGEN_ADDR \
- MT6359_AUDENC_ANA_CON16
- #define RG_BANDGAPGEN_SFT 10
- #define RG_BANDGAPGEN_MASK 0x1
- #define RG_BANDGAPGEN_MASK_SFT (0x1 << 10)
- #define RG_AUDMICBIAS1HVEN_ADDR \
- MT6359_AUDENC_ANA_CON16
- #define RG_AUDMICBIAS1HVEN_SFT 12
- #define RG_AUDMICBIAS1HVEN_MASK 0x1
- #define RG_AUDMICBIAS1HVEN_MASK_SFT (0x1 << 12)
- #define RG_AUDMICBIAS1HVVREF_ADDR \
- MT6359_AUDENC_ANA_CON16
- #define RG_AUDMICBIAS1HVVREF_SFT 13
- #define RG_AUDMICBIAS1HVVREF_MASK 0x1
- #define RG_AUDMICBIAS1HVVREF_MASK_SFT (0x1 << 13)
- #define RG_EINT0NOHYS_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_EINT0NOHYS_SFT 10
- #define RG_EINT0NOHYS_MASK 0x1
- #define RG_EINT0NOHYS_MASK_SFT (0x1 << 10)
- #define RG_EINT0CONFIGACCDET_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_EINT0CONFIGACCDET_SFT 11
- #define RG_EINT0CONFIGACCDET_MASK 0x1
- #define RG_EINT0CONFIGACCDET_MASK_SFT (0x1 << 11)
- #define RG_EINT0HIRENB_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_EINT0HIRENB_SFT 12
- #define RG_EINT0HIRENB_MASK 0x1
- #define RG_EINT0HIRENB_MASK_SFT (0x1 << 12)
- #define RG_ACCDET2AUXRESBYPASS_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_ACCDET2AUXRESBYPASS_SFT 13
- #define RG_ACCDET2AUXRESBYPASS_MASK 0x1
- #define RG_ACCDET2AUXRESBYPASS_MASK_SFT (0x1 << 13)
- #define RG_ACCDET2AUXSWEN_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_ACCDET2AUXSWEN_SFT 14
- #define RG_ACCDET2AUXSWEN_MASK 0x1
- #define RG_ACCDET2AUXSWEN_MASK_SFT (0x1 << 14)
- #define RG_AUDACCDETMICBIAS3PULLLOW_ADDR \
- MT6359_AUDENC_ANA_CON18
- #define RG_AUDACCDETMICBIAS3PULLLOW_SFT 15
- #define RG_AUDACCDETMICBIAS3PULLLOW_MASK 0x1
- #define RG_AUDACCDETMICBIAS3PULLLOW_MASK_SFT (0x1 << 15)
- #define RG_EINT1CONFIGACCDET_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_EINT1CONFIGACCDET_SFT 0
- #define RG_EINT1CONFIGACCDET_MASK 0x1
- #define RG_EINT1CONFIGACCDET_MASK_SFT (0x1 << 0)
- #define RG_EINT1HIRENB_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_EINT1HIRENB_SFT 1
- #define RG_EINT1HIRENB_MASK 0x1
- #define RG_EINT1HIRENB_MASK_SFT (0x1 << 1)
- #define RG_EINT1NOHYS_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_EINT1NOHYS_SFT 2
- #define RG_EINT1NOHYS_MASK 0x1
- #define RG_EINT1NOHYS_MASK_SFT (0x1 << 2)
- #define RG_EINTCOMPVTH_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_MTEST_EN_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_MTEST_EN_SFT 8
- #define RG_MTEST_EN_MASK 0x1
- #define RG_MTEST_EN_MASK_SFT (0x1 << 8)
- #define RG_MTEST_SEL_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_MTEST_SEL_SFT 9
- #define RG_MTEST_SEL_MASK 0x1
- #define RG_MTEST_SEL_MASK_SFT (0x1 << 9)
- #define RG_MTEST_CURRENT_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_MTEST_CURRENT_SFT 10
- #define RG_MTEST_CURRENT_MASK 0x1
- #define RG_MTEST_CURRENT_MASK_SFT (0x1 << 10)
- #define RG_ANALOGFDEN_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_ANALOGFDEN_SFT 12
- #define RG_ANALOGFDEN_MASK 0x1
- #define RG_ANALOGFDEN_MASK_SFT (0x1 << 12)
- #define RG_FDVIN1PPULLLOW_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_FDVIN1PPULLLOW_SFT 13
- #define RG_FDVIN1PPULLLOW_MASK 0x1
- #define RG_FDVIN1PPULLLOW_MASK_SFT (0x1 << 13)
- #define RG_FDEINT0TYPE_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_FDEINT0TYPE_SFT 14
- #define RG_FDEINT0TYPE_MASK 0x1
- #define RG_FDEINT0TYPE_MASK_SFT (0x1 << 14)
- #define RG_FDEINT1TYPE_ADDR \
- MT6359_AUDENC_ANA_CON19
- #define RG_FDEINT1TYPE_SFT 15
- #define RG_FDEINT1TYPE_MASK 0x1
- #define RG_FDEINT1TYPE_MASK_SFT (0x1 << 15)
- #define RG_EINT0CMPEN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT0CMPEN_SFT 0
- #define RG_EINT0CMPEN_MASK 0x1
- #define RG_EINT0CMPEN_MASK_SFT (0x1 << 0)
- #define RG_EINT0CMPMEN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT0CMPMEN_SFT 1
- #define RG_EINT0CMPMEN_MASK 0x1
- #define RG_EINT0CMPMEN_MASK_SFT (0x1 << 1)
- #define RG_EINT0EN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT0EN_SFT 2
- #define RG_EINT0EN_MASK 0x1
- #define RG_EINT0EN_MASK_SFT (0x1 << 2)
- #define RG_EINT0CEN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT0CEN_SFT 3
- #define RG_EINT0CEN_MASK 0x1
- #define RG_EINT0CEN_MASK_SFT (0x1 << 3)
- #define RG_EINT0INVEN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT0INVEN_SFT 4
- #define RG_EINT0INVEN_MASK 0x1
- #define RG_EINT0INVEN_MASK_SFT (0x1 << 4)
- #define RG_EINT0CTURBO_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT0CTURBO_SFT 5
- #define RG_EINT0CTURBO_MASK 0x7
- #define RG_EINT0CTURBO_MASK_SFT (0x7 << 5)
- #define RG_EINT1CMPEN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT1CMPEN_SFT 8
- #define RG_EINT1CMPEN_MASK 0x1
- #define RG_EINT1CMPEN_MASK_SFT (0x1 << 8)
- #define RG_EINT1CMPMEN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT1CMPMEN_SFT 9
- #define RG_EINT1CMPMEN_MASK 0x1
- #define RG_EINT1CMPMEN_MASK_SFT (0x1 << 9)
- #define RG_EINT1EN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT1EN_SFT 10
- #define RG_EINT1EN_MASK 0x1
- #define RG_EINT1EN_MASK_SFT (0x1 << 10)
- #define RG_EINT1CEN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT1CEN_SFT 11
- #define RG_EINT1CEN_MASK 0x1
- #define RG_EINT1CEN_MASK_SFT (0x1 << 11)
- #define RG_EINT1INVEN_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT1INVEN_SFT 12
- #define RG_EINT1INVEN_MASK 0x1
- #define RG_EINT1INVEN_MASK_SFT (0x1 << 12)
- #define RG_EINT1CTURBO_ADDR \
- MT6359_AUDENC_ANA_CON20
- #define RG_EINT1CTURBO_SFT 13
- #define RG_EINT1CTURBO_MASK 0x7
- #define RG_EINT1CTURBO_MASK_SFT (0x7 << 13)
- #define RG_ACCDETSPARE_ADDR \
- MT6359_AUDENC_ANA_CON21
- #define ACCDET_ANA_ID_ADDR \
- MT6359_ACCDET_DSN_DIG_ID
- #define ACCDET_ANA_ID_SFT 0
- #define ACCDET_ANA_ID_MASK 0xFF
- #define ACCDET_ANA_ID_MASK_SFT (0xFF << 0)
- #define ACCDET_DIG_ID_ADDR \
- MT6359_ACCDET_DSN_DIG_ID
- #define ACCDET_DIG_ID_SFT 8
- #define ACCDET_DIG_ID_MASK 0xFF
- #define ACCDET_DIG_ID_MASK_SFT (0xFF << 8)
- #define ACCDET_ANA_MINOR_REV_ADDR \
- MT6359_ACCDET_DSN_DIG_REV0
- #define ACCDET_ANA_MINOR_REV_SFT 0
- #define ACCDET_ANA_MINOR_REV_MASK 0xF
- #define ACCDET_ANA_MINOR_REV_MASK_SFT (0xF << 0)
- #define ACCDET_ANA_MAJOR_REV_ADDR \
- MT6359_ACCDET_DSN_DIG_REV0
- #define ACCDET_ANA_MAJOR_REV_SFT 4
- #define ACCDET_ANA_MAJOR_REV_MASK 0xF
- #define ACCDET_ANA_MAJOR_REV_MASK_SFT (0xF << 4)
- #define ACCDET_DIG_MINOR_REV_ADDR \
- MT6359_ACCDET_DSN_DIG_REV0
- #define ACCDET_DIG_MINOR_REV_SFT 8
- #define ACCDET_DIG_MINOR_REV_MASK 0xF
- #define ACCDET_DIG_MINOR_REV_MASK_SFT (0xF << 8)
- #define ACCDET_DIG_MAJOR_REV_ADDR \
- MT6359_ACCDET_DSN_DIG_REV0
- #define ACCDET_DIG_MAJOR_REV_SFT 12
- #define ACCDET_DIG_MAJOR_REV_MASK 0xF
- #define ACCDET_DIG_MAJOR_REV_MASK_SFT (0xF << 12)
- #define ACCDET_DSN_CBS_ADDR \
- MT6359_ACCDET_DSN_DBI
- #define ACCDET_DSN_CBS_SFT 0
- #define ACCDET_DSN_CBS_MASK 0x3
- #define ACCDET_DSN_CBS_MASK_SFT (0x3 << 0)
- #define ACCDET_DSN_BIX_ADDR \
- MT6359_ACCDET_DSN_DBI
- #define ACCDET_DSN_BIX_SFT 2
- #define ACCDET_DSN_BIX_MASK 0x3
- #define ACCDET_DSN_BIX_MASK_SFT (0x3 << 2)
- #define ACCDET_ESP_ADDR \
- MT6359_ACCDET_DSN_DBI
- #define ACCDET_ESP_SFT 8
- #define ACCDET_ESP_MASK 0xFF
- #define ACCDET_ESP_MASK_SFT (0xFF << 8)
- #define ACCDET_DSN_FPI_ADDR \
- MT6359_ACCDET_DSN_FPI
- #define ACCDET_DSN_FPI_SFT 0
- #define ACCDET_DSN_FPI_MASK 0xFF
- #define ACCDET_DSN_FPI_MASK_SFT (0xFF << 0)
- #define ACCDET_AUXADC_SEL_ADDR \
- MT6359_ACCDET_CON0
- #define ACCDET_AUXADC_SEL_SFT 0
- #define ACCDET_AUXADC_SEL_MASK 0x1
- #define ACCDET_AUXADC_SEL_MASK_SFT (0x1 << 0)
- #define ACCDET_AUXADC_SW_ADDR \
- MT6359_ACCDET_CON0
- #define ACCDET_AUXADC_SW_SFT 1
- #define ACCDET_AUXADC_SW_MASK 0x1
- #define ACCDET_AUXADC_SW_MASK_SFT (0x1 << 1)
- #define ACCDET_TEST_AUXADC_ADDR \
- MT6359_ACCDET_CON0
- #define ACCDET_TEST_AUXADC_SFT 2
- #define ACCDET_TEST_AUXADC_MASK 0x1
- #define ACCDET_TEST_AUXADC_MASK_SFT (0x1 << 2)
- #define ACCDET_AUXADC_ANASWCTRL_SEL_ADDR \
- MT6359_ACCDET_CON0
- #define ACCDET_AUXADC_ANASWCTRL_SEL_SFT 8
- #define ACCDET_AUXADC_ANASWCTRL_SEL_MASK 0x1
- #define ACCDET_AUXADC_ANASWCTRL_SEL_MASK_SFT (0x1 << 8)
- #define AUDACCDETAUXADCSWCTRL_SEL_ADDR \
- MT6359_ACCDET_CON0
- #define AUDACCDETAUXADCSWCTRL_SEL_SFT 9
- #define AUDACCDETAUXADCSWCTRL_SEL_MASK 0x1
- #define AUDACCDETAUXADCSWCTRL_SEL_MASK_SFT (0x1 << 9)
- #define AUDACCDETAUXADCSWCTRL_SW_ADDR \
- MT6359_ACCDET_CON0
- #define AUDACCDETAUXADCSWCTRL_SW_SFT 10
- #define AUDACCDETAUXADCSWCTRL_SW_MASK 0x1
- #define AUDACCDETAUXADCSWCTRL_SW_MASK_SFT (0x1 << 10)
- #define ACCDET_TEST_ANA_ADDR \
- MT6359_ACCDET_CON0
- #define ACCDET_TEST_ANA_SFT 11
- #define ACCDET_TEST_ANA_MASK 0x1
- #define ACCDET_TEST_ANA_MASK_SFT (0x1 << 11)
- #define RG_AUDACCDETRSV_ADDR \
- MT6359_ACCDET_CON0
- #define RG_AUDACCDETRSV_SFT 13
- #define RG_AUDACCDETRSV_MASK 0x3
- #define RG_AUDACCDETRSV_MASK_SFT (0x3 << 13)
- #define ACCDET_SW_EN_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_SW_EN_SFT 0
- #define ACCDET_SW_EN_MASK 0x1
- #define ACCDET_SW_EN_MASK_SFT (0x1 << 0)
- #define ACCDET_SEQ_INIT_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_SEQ_INIT_SFT 1
- #define ACCDET_SEQ_INIT_MASK 0x1
- #define ACCDET_SEQ_INIT_MASK_SFT (0x1 << 1)
- #define ACCDET_EINT0_SW_EN_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT0_SW_EN_SFT 2
- #define ACCDET_EINT0_SW_EN_MASK 0x1
- #define ACCDET_EINT0_SW_EN_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT0_SEQ_INIT_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT0_SEQ_INIT_SFT 3
- #define ACCDET_EINT0_SEQ_INIT_MASK 0x1
- #define ACCDET_EINT0_SEQ_INIT_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT1_SW_EN_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT1_SW_EN_SFT 4
- #define ACCDET_EINT1_SW_EN_MASK 0x1
- #define ACCDET_EINT1_SW_EN_MASK_SFT (0x1 << 4)
- #define ACCDET_EINT1_SEQ_INIT_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT1_SEQ_INIT_SFT 5
- #define ACCDET_EINT1_SEQ_INIT_MASK 0x1
- #define ACCDET_EINT1_SEQ_INIT_MASK_SFT (0x1 << 5)
- #define ACCDET_EINT0_INVERTER_SW_EN_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT0_INVERTER_SW_EN_SFT 6
- #define ACCDET_EINT0_INVERTER_SW_EN_MASK 0x1
- #define ACCDET_EINT0_INVERTER_SW_EN_MASK_SFT (0x1 << 6)
- #define ACCDET_EINT0_INVERTER_SEQ_INIT_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT0_INVERTER_SEQ_INIT_SFT 7
- #define ACCDET_EINT0_INVERTER_SEQ_INIT_MASK 0x1
- #define ACCDET_EINT0_INVERTER_SEQ_INIT_MASK_SFT (0x1 << 7)
- #define ACCDET_EINT1_INVERTER_SW_EN_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT1_INVERTER_SW_EN_SFT 8
- #define ACCDET_EINT1_INVERTER_SW_EN_MASK 0x1
- #define ACCDET_EINT1_INVERTER_SW_EN_MASK_SFT (0x1 << 8)
- #define ACCDET_EINT1_INVERTER_SEQ_INIT_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT1_INVERTER_SEQ_INIT_SFT 9
- #define ACCDET_EINT1_INVERTER_SEQ_INIT_MASK 0x1
- #define ACCDET_EINT1_INVERTER_SEQ_INIT_MASK_SFT (0x1 << 9)
- #define ACCDET_EINT0_M_SW_EN_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT0_M_SW_EN_SFT 10
- #define ACCDET_EINT0_M_SW_EN_MASK 0x1
- #define ACCDET_EINT0_M_SW_EN_MASK_SFT (0x1 << 10)
- #define ACCDET_EINT1_M_SW_EN_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT1_M_SW_EN_SFT 11
- #define ACCDET_EINT1_M_SW_EN_MASK 0x1
- #define ACCDET_EINT1_M_SW_EN_MASK_SFT (0x1 << 11)
- #define ACCDET_EINT_M_DETECT_EN_ADDR \
- MT6359_ACCDET_CON1
- #define ACCDET_EINT_M_DETECT_EN_SFT 12
- #define ACCDET_EINT_M_DETECT_EN_MASK 0x1
- #define ACCDET_EINT_M_DETECT_EN_MASK_SFT (0x1 << 12)
- #define ACCDET_CMP_PWM_EN_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_CMP_PWM_EN_SFT 0
- #define ACCDET_CMP_PWM_EN_MASK 0x1
- #define ACCDET_CMP_PWM_EN_MASK_SFT (0x1 << 0)
- #define ACCDET_VTH_PWM_EN_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_VTH_PWM_EN_SFT 1
- #define ACCDET_VTH_PWM_EN_MASK 0x1
- #define ACCDET_VTH_PWM_EN_MASK_SFT (0x1 << 1)
- #define ACCDET_MBIAS_PWM_EN_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_MBIAS_PWM_EN_SFT 2
- #define ACCDET_MBIAS_PWM_EN_MASK 0x1
- #define ACCDET_MBIAS_PWM_EN_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT_EN_PWM_EN_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_EINT_EN_PWM_EN_SFT 3
- #define ACCDET_EINT_EN_PWM_EN_MASK 0x1
- #define ACCDET_EINT_EN_PWM_EN_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT_CMPEN_PWM_EN_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_EINT_CMPEN_PWM_EN_SFT 4
- #define ACCDET_EINT_CMPEN_PWM_EN_MASK 0x1
- #define ACCDET_EINT_CMPEN_PWM_EN_MASK_SFT (0x1 << 4)
- #define ACCDET_EINT_CMPMEN_PWM_EN_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_EINT_CMPMEN_PWM_EN_SFT 5
- #define ACCDET_EINT_CMPMEN_PWM_EN_MASK 0x1
- #define ACCDET_EINT_CMPMEN_PWM_EN_MASK_SFT (0x1 << 5)
- #define ACCDET_EINT_CTURBO_PWM_EN_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_EINT_CTURBO_PWM_EN_SFT 6
- #define ACCDET_EINT_CTURBO_PWM_EN_MASK 0x1
- #define ACCDET_EINT_CTURBO_PWM_EN_MASK_SFT (0x1 << 6)
- #define ACCDET_CMP_PWM_IDLE_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_CMP_PWM_IDLE_SFT 8
- #define ACCDET_CMP_PWM_IDLE_MASK 0x1
- #define ACCDET_CMP_PWM_IDLE_MASK_SFT (0x1 << 8)
- #define ACCDET_VTH_PWM_IDLE_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_VTH_PWM_IDLE_SFT 9
- #define ACCDET_VTH_PWM_IDLE_MASK 0x1
- #define ACCDET_VTH_PWM_IDLE_MASK_SFT (0x1 << 9)
- #define ACCDET_MBIAS_PWM_IDLE_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_MBIAS_PWM_IDLE_SFT 10
- #define ACCDET_MBIAS_PWM_IDLE_MASK 0x1
- #define ACCDET_MBIAS_PWM_IDLE_MASK_SFT (0x1 << 10)
- #define ACCDET_EINT0_CMPEN_PWM_IDLE_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_EINT0_CMPEN_PWM_IDLE_SFT 11
- #define ACCDET_EINT0_CMPEN_PWM_IDLE_MASK 0x1
- #define ACCDET_EINT0_CMPEN_PWM_IDLE_MASK_SFT (0x1 << 11)
- #define ACCDET_EINT1_CMPEN_PWM_IDLE_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_EINT1_CMPEN_PWM_IDLE_SFT 12
- #define ACCDET_EINT1_CMPEN_PWM_IDLE_MASK 0x1
- #define ACCDET_EINT1_CMPEN_PWM_IDLE_MASK_SFT (0x1 << 12)
- #define ACCDET_PWM_EN_SW_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_PWM_EN_SW_SFT 13
- #define ACCDET_PWM_EN_SW_MASK 0x1
- #define ACCDET_PWM_EN_SW_MASK_SFT (0x1 << 13)
- #define ACCDET_PWM_EN_SEL_ADDR \
- MT6359_ACCDET_CON2
- #define ACCDET_PWM_EN_SEL_SFT 14
- #define ACCDET_PWM_EN_SEL_MASK 0x3
- #define ACCDET_PWM_EN_SEL_MASK_SFT (0x3 << 14)
- #define ACCDET_PWM_WIDTH_ADDR \
- MT6359_ACCDET_CON3
- #define ACCDET_PWM_WIDTH_SFT 0
- #define ACCDET_PWM_WIDTH_MASK 0xFFFF
- #define ACCDET_PWM_WIDTH_MASK_SFT (0xFFFF << 0)
- #define ACCDET_PWM_THRESH_ADDR \
- MT6359_ACCDET_CON4
- #define ACCDET_PWM_THRESH_SFT 0
- #define ACCDET_PWM_THRESH_MASK 0xFFFF
- #define ACCDET_PWM_THRESH_MASK_SFT (0xFFFF << 0)
- #define ACCDET_RISE_DELAY_ADDR \
- MT6359_ACCDET_CON5
- #define ACCDET_RISE_DELAY_SFT 0
- #define ACCDET_RISE_DELAY_MASK 0x7FFF
- #define ACCDET_RISE_DELAY_MASK_SFT (0x7FFF << 0)
- #define ACCDET_FALL_DELAY_ADDR \
- MT6359_ACCDET_CON5
- #define ACCDET_FALL_DELAY_SFT 15
- #define ACCDET_FALL_DELAY_MASK 0x1
- #define ACCDET_FALL_DELAY_MASK_SFT (0x1 << 15)
- #define ACCDET_EINT_CMPMEN_PWM_THRESH_ADDR \
- MT6359_ACCDET_CON6
- #define ACCDET_EINT_CMPMEN_PWM_THRESH_SFT 0
- #define ACCDET_EINT_CMPMEN_PWM_THRESH_MASK 0x7
- #define ACCDET_EINT_CMPMEN_PWM_THRESH_MASK_SFT (0x7 << 0)
- #define ACCDET_EINT_CMPMEN_PWM_WIDTH_ADDR \
- MT6359_ACCDET_CON6
- #define ACCDET_EINT_CMPMEN_PWM_WIDTH_SFT 4
- #define ACCDET_EINT_CMPMEN_PWM_WIDTH_MASK 0x7
- #define ACCDET_EINT_CMPMEN_PWM_WIDTH_MASK_SFT (0x7 << 4)
- #define ACCDET_EINT_EN_PWM_THRESH_ADDR \
- MT6359_ACCDET_CON7
- #define ACCDET_EINT_EN_PWM_THRESH_SFT 0
- #define ACCDET_EINT_EN_PWM_THRESH_MASK 0x7
- #define ACCDET_EINT_EN_PWM_THRESH_MASK_SFT (0x7 << 0)
- #define ACCDET_EINT_EN_PWM_WIDTH_ADDR \
- MT6359_ACCDET_CON7
- #define ACCDET_EINT_EN_PWM_WIDTH_SFT 4
- #define ACCDET_EINT_EN_PWM_WIDTH_MASK 0x3
- #define ACCDET_EINT_EN_PWM_WIDTH_MASK_SFT (0x3 << 4)
- #define ACCDET_EINT_CMPEN_PWM_THRESH_ADDR \
- MT6359_ACCDET_CON7
- #define ACCDET_EINT_CMPEN_PWM_THRESH_SFT 8
- #define ACCDET_EINT_CMPEN_PWM_THRESH_MASK 0x7
- #define ACCDET_EINT_CMPEN_PWM_THRESH_MASK_SFT (0x7 << 8)
- #define ACCDET_EINT_CMPEN_PWM_WIDTH_ADDR \
- MT6359_ACCDET_CON7
- #define ACCDET_EINT_CMPEN_PWM_WIDTH_SFT 12
- #define ACCDET_EINT_CMPEN_PWM_WIDTH_MASK 0x3
- #define ACCDET_EINT_CMPEN_PWM_WIDTH_MASK_SFT (0x3 << 12)
- #define ACCDET_DEBOUNCE0_ADDR \
- MT6359_ACCDET_CON8
- #define ACCDET_DEBOUNCE0_SFT 0
- #define ACCDET_DEBOUNCE0_MASK 0xFFFF
- #define ACCDET_DEBOUNCE0_MASK_SFT (0xFFFF << 0)
- #define ACCDET_DEBOUNCE1_ADDR \
- MT6359_ACCDET_CON9
- #define ACCDET_DEBOUNCE1_SFT 0
- #define ACCDET_DEBOUNCE1_MASK 0xFFFF
- #define ACCDET_DEBOUNCE1_MASK_SFT (0xFFFF << 0)
- #define ACCDET_DEBOUNCE2_ADDR \
- MT6359_ACCDET_CON10
- #define ACCDET_DEBOUNCE2_SFT 0
- #define ACCDET_DEBOUNCE2_MASK 0xFFFF
- #define ACCDET_DEBOUNCE2_MASK_SFT (0xFFFF << 0)
- #define ACCDET_DEBOUNCE3_ADDR \
- MT6359_ACCDET_CON11
- #define ACCDET_DEBOUNCE3_SFT 0
- #define ACCDET_DEBOUNCE3_MASK 0xFFFF
- #define ACCDET_DEBOUNCE3_MASK_SFT (0xFFFF << 0)
- #define ACCDET_CONNECT_AUXADC_TIME_DIG_ADDR \
- MT6359_ACCDET_CON12
- #define ACCDET_CONNECT_AUXADC_TIME_DIG_SFT 0
- #define ACCDET_CONNECT_AUXADC_TIME_DIG_MASK 0xFFFF
- #define ACCDET_CONNECT_AUXADC_TIME_DIG_MASK_SFT (0xFFFF << 0)
- #define ACCDET_CONNECT_AUXADC_TIME_ANA_ADDR \
- MT6359_ACCDET_CON13
- #define ACCDET_CONNECT_AUXADC_TIME_ANA_SFT 0
- #define ACCDET_CONNECT_AUXADC_TIME_ANA_MASK 0xFFFF
- #define ACCDET_CONNECT_AUXADC_TIME_ANA_MASK_SFT (0xFFFF << 0)
- #define ACCDET_EINT_DEBOUNCE0_ADDR \
- MT6359_ACCDET_CON14
- #define ACCDET_EINT_DEBOUNCE0_SFT 0
- #define ACCDET_EINT_DEBOUNCE0_MASK 0xF
- #define ACCDET_EINT_DEBOUNCE0_MASK_SFT (0xF << 0)
- #define ACCDET_EINT_DEBOUNCE1_ADDR \
- MT6359_ACCDET_CON14
- #define ACCDET_EINT_DEBOUNCE1_SFT 4
- #define ACCDET_EINT_DEBOUNCE1_MASK 0xF
- #define ACCDET_EINT_DEBOUNCE1_MASK_SFT (0xF << 4)
- #define ACCDET_EINT_DEBOUNCE2_ADDR \
- MT6359_ACCDET_CON14
- #define ACCDET_EINT_DEBOUNCE2_SFT 8
- #define ACCDET_EINT_DEBOUNCE2_MASK 0xF
- #define ACCDET_EINT_DEBOUNCE2_MASK_SFT (0xF << 8)
- #define ACCDET_EINT_DEBOUNCE3_ADDR \
- MT6359_ACCDET_CON14
- #define ACCDET_EINT_DEBOUNCE3_SFT 12
- #define ACCDET_EINT_DEBOUNCE3_MASK 0xF
- #define ACCDET_EINT_DEBOUNCE3_MASK_SFT (0xF << 12)
- #define ACCDET_EINT_INVERTER_DEBOUNCE_ADDR \
- MT6359_ACCDET_CON15
- #define ACCDET_EINT_INVERTER_DEBOUNCE_SFT 0
- #define ACCDET_EINT_INVERTER_DEBOUNCE_MASK 0xF
- #define ACCDET_EINT_INVERTER_DEBOUNCE_MASK_SFT (0xF << 0)
- #define ACCDET_IVAL_CUR_IN_ADDR \
- MT6359_ACCDET_CON16
- #define ACCDET_IVAL_CUR_IN_SFT 0
- #define ACCDET_IVAL_CUR_IN_MASK 0x3
- #define ACCDET_IVAL_CUR_IN_MASK_SFT (0x3 << 0)
- #define ACCDET_IVAL_SAM_IN_ADDR \
- MT6359_ACCDET_CON16
- #define ACCDET_IVAL_SAM_IN_SFT 2
- #define ACCDET_IVAL_SAM_IN_MASK 0x3
- #define ACCDET_IVAL_SAM_IN_MASK_SFT (0x3 << 2)
- #define ACCDET_IVAL_MEM_IN_ADDR \
- MT6359_ACCDET_CON16
- #define ACCDET_IVAL_MEM_IN_SFT 4
- #define ACCDET_IVAL_MEM_IN_MASK 0x3
- #define ACCDET_IVAL_MEM_IN_MASK_SFT (0x3 << 4)
- #define ACCDET_EINT_IVAL_CUR_IN_ADDR \
- MT6359_ACCDET_CON16
- #define ACCDET_EINT_IVAL_CUR_IN_SFT 6
- #define ACCDET_EINT_IVAL_CUR_IN_MASK 0x3
- #define ACCDET_EINT_IVAL_CUR_IN_MASK_SFT (0x3 << 6)
- #define ACCDET_EINT_IVAL_SAM_IN_ADDR \
- MT6359_ACCDET_CON16
- #define ACCDET_EINT_IVAL_SAM_IN_SFT 8
- #define ACCDET_EINT_IVAL_SAM_IN_MASK 0x3
- #define ACCDET_EINT_IVAL_SAM_IN_MASK_SFT (0x3 << 8)
- #define ACCDET_EINT_IVAL_MEM_IN_ADDR \
- MT6359_ACCDET_CON16
- #define ACCDET_EINT_IVAL_MEM_IN_SFT 10
- #define ACCDET_EINT_IVAL_MEM_IN_MASK 0x3
- #define ACCDET_EINT_IVAL_MEM_IN_MASK_SFT (0x3 << 10)
- #define ACCDET_IVAL_SEL_ADDR \
- MT6359_ACCDET_CON16
- #define ACCDET_IVAL_SEL_SFT 12
- #define ACCDET_IVAL_SEL_MASK 0x1
- #define ACCDET_IVAL_SEL_MASK_SFT (0x1 << 12)
- #define ACCDET_EINT_IVAL_SEL_ADDR \
- MT6359_ACCDET_CON16
- #define ACCDET_EINT_IVAL_SEL_SFT 13
- #define ACCDET_EINT_IVAL_SEL_MASK 0x1
- #define ACCDET_EINT_IVAL_SEL_MASK_SFT (0x1 << 13)
- #define ACCDET_EINT_INVERTER_IVAL_CUR_IN_ADDR \
- MT6359_ACCDET_CON17
- #define ACCDET_EINT_INVERTER_IVAL_CUR_IN_SFT 0
- #define ACCDET_EINT_INVERTER_IVAL_CUR_IN_MASK 0x1
- #define ACCDET_EINT_INVERTER_IVAL_CUR_IN_MASK_SFT (0x1 << 0)
- #define ACCDET_EINT_INVERTER_IVAL_SAM_IN_ADDR \
- MT6359_ACCDET_CON17
- #define ACCDET_EINT_INVERTER_IVAL_SAM_IN_SFT 1
- #define ACCDET_EINT_INVERTER_IVAL_SAM_IN_MASK 0x1
- #define ACCDET_EINT_INVERTER_IVAL_SAM_IN_MASK_SFT (0x1 << 1)
- #define ACCDET_EINT_INVERTER_IVAL_MEM_IN_ADDR \
- MT6359_ACCDET_CON17
- #define ACCDET_EINT_INVERTER_IVAL_MEM_IN_SFT 2
- #define ACCDET_EINT_INVERTER_IVAL_MEM_IN_MASK 0x1
- #define ACCDET_EINT_INVERTER_IVAL_MEM_IN_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT_INVERTER_IVAL_SEL_ADDR \
- MT6359_ACCDET_CON17
- #define ACCDET_EINT_INVERTER_IVAL_SEL_SFT 3
- #define ACCDET_EINT_INVERTER_IVAL_SEL_MASK 0x1
- #define ACCDET_EINT_INVERTER_IVAL_SEL_MASK_SFT (0x1 << 3)
- #define ACCDET_IRQ_ADDR \
- MT6359_ACCDET_CON18
- #define ACCDET_IRQ_SFT 0
- #define ACCDET_IRQ_MASK 0x1
- #define ACCDET_IRQ_MASK_SFT (0x1 << 0)
- #define ACCDET_EINT0_IRQ_ADDR \
- MT6359_ACCDET_CON18
- #define ACCDET_EINT0_IRQ_SFT 2
- #define ACCDET_EINT0_IRQ_MASK 0x1
- #define ACCDET_EINT0_IRQ_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT1_IRQ_ADDR \
- MT6359_ACCDET_CON18
- #define ACCDET_EINT1_IRQ_SFT 3
- #define ACCDET_EINT1_IRQ_MASK 0x1
- #define ACCDET_EINT1_IRQ_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT_IN_INVERSE_ADDR \
- MT6359_ACCDET_CON18
- #define ACCDET_EINT_IN_INVERSE_SFT 4
- #define ACCDET_EINT_IN_INVERSE_MASK 0x1
- #define ACCDET_EINT_IN_INVERSE_MASK_SFT (0x1 << 4)
- #define ACCDET_IRQ_CLR_ADDR \
- MT6359_ACCDET_CON18
- #define ACCDET_IRQ_CLR_SFT 8
- #define ACCDET_IRQ_CLR_MASK 0x1
- #define ACCDET_IRQ_CLR_MASK_SFT (0x1 << 8)
- #define ACCDET_EINT0_IRQ_CLR_ADDR \
- MT6359_ACCDET_CON18
- #define ACCDET_EINT0_IRQ_CLR_SFT 10
- #define ACCDET_EINT0_IRQ_CLR_MASK 0x1
- #define ACCDET_EINT0_IRQ_CLR_MASK_SFT (0x1 << 10)
- #define ACCDET_EINT1_IRQ_CLR_ADDR \
- MT6359_ACCDET_CON18
- #define ACCDET_EINT1_IRQ_CLR_SFT 11
- #define ACCDET_EINT1_IRQ_CLR_MASK 0x1
- #define ACCDET_EINT1_IRQ_CLR_MASK_SFT (0x1 << 11)
- #define ACCDET_EINT_M_PLUG_IN_NUM_ADDR \
- MT6359_ACCDET_CON18
- #define ACCDET_EINT_M_PLUG_IN_NUM_SFT 12
- #define ACCDET_EINT_M_PLUG_IN_NUM_MASK 0x7
- #define ACCDET_EINT_M_PLUG_IN_NUM_MASK_SFT (0x7 << 12)
- #define ACCDET_DA_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_DA_STABLE_SFT 0
- #define ACCDET_DA_STABLE_MASK 0x1
- #define ACCDET_DA_STABLE_MASK_SFT (0x1 << 0)
- #define ACCDET_EINT0_EN_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT0_EN_STABLE_SFT 1
- #define ACCDET_EINT0_EN_STABLE_MASK 0x1
- #define ACCDET_EINT0_EN_STABLE_MASK_SFT (0x1 << 1)
- #define ACCDET_EINT0_CMPEN_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT0_CMPEN_STABLE_SFT 2
- #define ACCDET_EINT0_CMPEN_STABLE_MASK 0x1
- #define ACCDET_EINT0_CMPEN_STABLE_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT0_CMPMEN_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT0_CMPMEN_STABLE_SFT 3
- #define ACCDET_EINT0_CMPMEN_STABLE_MASK 0x1
- #define ACCDET_EINT0_CMPMEN_STABLE_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT0_CTURBO_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT0_CTURBO_STABLE_SFT 4
- #define ACCDET_EINT0_CTURBO_STABLE_MASK 0x1
- #define ACCDET_EINT0_CTURBO_STABLE_MASK_SFT (0x1 << 4)
- #define ACCDET_EINT0_CEN_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT0_CEN_STABLE_SFT 5
- #define ACCDET_EINT0_CEN_STABLE_MASK 0x1
- #define ACCDET_EINT0_CEN_STABLE_MASK_SFT (0x1 << 5)
- #define ACCDET_EINT1_EN_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT1_EN_STABLE_SFT 6
- #define ACCDET_EINT1_EN_STABLE_MASK 0x1
- #define ACCDET_EINT1_EN_STABLE_MASK_SFT (0x1 << 6)
- #define ACCDET_EINT1_CMPEN_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT1_CMPEN_STABLE_SFT 7
- #define ACCDET_EINT1_CMPEN_STABLE_MASK 0x1
- #define ACCDET_EINT1_CMPEN_STABLE_MASK_SFT (0x1 << 7)
- #define ACCDET_EINT1_CMPMEN_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT1_CMPMEN_STABLE_SFT 8
- #define ACCDET_EINT1_CMPMEN_STABLE_MASK 0x1
- #define ACCDET_EINT1_CMPMEN_STABLE_MASK_SFT (0x1 << 8)
- #define ACCDET_EINT1_CTURBO_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT1_CTURBO_STABLE_SFT 9
- #define ACCDET_EINT1_CTURBO_STABLE_MASK 0x1
- #define ACCDET_EINT1_CTURBO_STABLE_MASK_SFT (0x1 << 9)
- #define ACCDET_EINT1_CEN_STABLE_ADDR \
- MT6359_ACCDET_CON19
- #define ACCDET_EINT1_CEN_STABLE_SFT 10
- #define ACCDET_EINT1_CEN_STABLE_MASK 0x1
- #define ACCDET_EINT1_CEN_STABLE_MASK_SFT (0x1 << 10)
- #define ACCDET_HWMODE_EN_ADDR \
- MT6359_ACCDET_CON20
- #define ACCDET_HWMODE_EN_SFT 0
- #define ACCDET_HWMODE_EN_MASK 0x1
- #define ACCDET_HWMODE_EN_MASK_SFT (0x1 << 0)
- #define ACCDET_HWMODE_SEL_ADDR \
- MT6359_ACCDET_CON20
- #define ACCDET_HWMODE_SEL_SFT 1
- #define ACCDET_HWMODE_SEL_MASK 0x3
- #define ACCDET_HWMODE_SEL_MASK_SFT (0x3 << 1)
- #define ACCDET_PLUG_OUT_DETECT_ADDR \
- MT6359_ACCDET_CON20
- #define ACCDET_PLUG_OUT_DETECT_SFT 3
- #define ACCDET_PLUG_OUT_DETECT_MASK 0x1
- #define ACCDET_PLUG_OUT_DETECT_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT0_REVERSE_ADDR \
- MT6359_ACCDET_CON20
- #define ACCDET_EINT0_REVERSE_SFT 4
- #define ACCDET_EINT0_REVERSE_MASK 0x1
- #define ACCDET_EINT0_REVERSE_MASK_SFT (0x1 << 4)
- #define ACCDET_EINT1_REVERSE_ADDR \
- MT6359_ACCDET_CON20
- #define ACCDET_EINT1_REVERSE_SFT 5
- #define ACCDET_EINT1_REVERSE_MASK 0x1
- #define ACCDET_EINT1_REVERSE_MASK_SFT (0x1 << 5)
- #define ACCDET_EINT_HWMODE_EN_ADDR \
- MT6359_ACCDET_CON20
- #define ACCDET_EINT_HWMODE_EN_SFT 8
- #define ACCDET_EINT_HWMODE_EN_MASK 0x1
- #define ACCDET_EINT_HWMODE_EN_MASK_SFT (0x1 << 8)
- #define ACCDET_EINT_PLUG_OUT_BYPASS_DEB_ADDR \
- MT6359_ACCDET_CON20
- #define ACCDET_EINT_PLUG_OUT_BYPASS_DEB_SFT 9
- #define ACCDET_EINT_PLUG_OUT_BYPASS_DEB_MASK 0x1
- #define ACCDET_EINT_PLUG_OUT_BYPASS_DEB_MASK_SFT (0x1 << 9)
- #define ACCDET_EINT_M_PLUG_IN_EN_ADDR \
- MT6359_ACCDET_CON20
- #define ACCDET_EINT_M_PLUG_IN_EN_SFT 10
- #define ACCDET_EINT_M_PLUG_IN_EN_MASK 0x1
- #define ACCDET_EINT_M_PLUG_IN_EN_MASK_SFT (0x1 << 10)
- #define ACCDET_EINT_M_HWMODE_EN_ADDR \
- MT6359_ACCDET_CON20
- #define ACCDET_EINT_M_HWMODE_EN_SFT 11
- #define ACCDET_EINT_M_HWMODE_EN_MASK 0x1
- #define ACCDET_EINT_M_HWMODE_EN_MASK_SFT (0x1 << 11)
- #define ACCDET_TEST_CMPEN_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_TEST_CMPEN_SFT 0
- #define ACCDET_TEST_CMPEN_MASK 0x1
- #define ACCDET_TEST_CMPEN_MASK_SFT (0x1 << 0)
- #define ACCDET_TEST_VTHEN_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_TEST_VTHEN_SFT 1
- #define ACCDET_TEST_VTHEN_MASK 0x1
- #define ACCDET_TEST_VTHEN_MASK_SFT (0x1 << 1)
- #define ACCDET_TEST_MBIASEN_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_TEST_MBIASEN_SFT 2
- #define ACCDET_TEST_MBIASEN_MASK 0x1
- #define ACCDET_TEST_MBIASEN_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT_TEST_EN_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_EINT_TEST_EN_SFT 3
- #define ACCDET_EINT_TEST_EN_MASK 0x1
- #define ACCDET_EINT_TEST_EN_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT_TEST_INVEN_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_EINT_TEST_INVEN_SFT 4
- #define ACCDET_EINT_TEST_INVEN_MASK 0x1
- #define ACCDET_EINT_TEST_INVEN_MASK_SFT (0x1 << 4)
- #define ACCDET_EINT_TEST_CMPEN_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_EINT_TEST_CMPEN_SFT 5
- #define ACCDET_EINT_TEST_CMPEN_MASK 0x1
- #define ACCDET_EINT_TEST_CMPEN_MASK_SFT (0x1 << 5)
- #define ACCDET_EINT_TEST_CMPMEN_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_EINT_TEST_CMPMEN_SFT 6
- #define ACCDET_EINT_TEST_CMPMEN_MASK 0x1
- #define ACCDET_EINT_TEST_CMPMEN_MASK_SFT (0x1 << 6)
- #define ACCDET_EINT_TEST_CTURBO_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_EINT_TEST_CTURBO_SFT 7
- #define ACCDET_EINT_TEST_CTURBO_MASK 0x1
- #define ACCDET_EINT_TEST_CTURBO_MASK_SFT (0x1 << 7)
- #define ACCDET_EINT_TEST_CEN_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_EINT_TEST_CEN_SFT 8
- #define ACCDET_EINT_TEST_CEN_MASK 0x1
- #define ACCDET_EINT_TEST_CEN_MASK_SFT (0x1 << 8)
- #define ACCDET_TEST_B_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_TEST_B_SFT 9
- #define ACCDET_TEST_B_MASK 0x1
- #define ACCDET_TEST_B_MASK_SFT (0x1 << 9)
- #define ACCDET_TEST_A_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_TEST_A_SFT 10
- #define ACCDET_TEST_A_MASK 0x1
- #define ACCDET_TEST_A_MASK_SFT (0x1 << 10)
- #define ACCDET_EINT_TEST_CMPOUT_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_EINT_TEST_CMPOUT_SFT 11
- #define ACCDET_EINT_TEST_CMPOUT_MASK 0x1
- #define ACCDET_EINT_TEST_CMPOUT_MASK_SFT (0x1 << 11)
- #define ACCDET_EINT_TEST_CMPMOUT_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_EINT_TEST_CMPMOUT_SFT 12
- #define ACCDET_EINT_TEST_CMPMOUT_MASK 0x1
- #define ACCDET_EINT_TEST_CMPMOUT_MASK_SFT (0x1 << 12)
- #define ACCDET_EINT_TEST_INVOUT_ADDR \
- MT6359_ACCDET_CON21
- #define ACCDET_EINT_TEST_INVOUT_SFT 13
- #define ACCDET_EINT_TEST_INVOUT_MASK 0x1
- #define ACCDET_EINT_TEST_INVOUT_MASK_SFT (0x1 << 13)
- #define ACCDET_CMPEN_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_CMPEN_SEL_SFT 0
- #define ACCDET_CMPEN_SEL_MASK 0x1
- #define ACCDET_CMPEN_SEL_MASK_SFT (0x1 << 0)
- #define ACCDET_VTHEN_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_VTHEN_SEL_SFT 1
- #define ACCDET_VTHEN_SEL_MASK 0x1
- #define ACCDET_VTHEN_SEL_MASK_SFT (0x1 << 1)
- #define ACCDET_MBIASEN_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_MBIASEN_SEL_SFT 2
- #define ACCDET_MBIASEN_SEL_MASK 0x1
- #define ACCDET_MBIASEN_SEL_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT_EN_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_EINT_EN_SEL_SFT 3
- #define ACCDET_EINT_EN_SEL_MASK 0x1
- #define ACCDET_EINT_EN_SEL_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT_INVEN_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_EINT_INVEN_SEL_SFT 4
- #define ACCDET_EINT_INVEN_SEL_MASK 0x1
- #define ACCDET_EINT_INVEN_SEL_MASK_SFT (0x1 << 4)
- #define ACCDET_EINT_CMPEN_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_EINT_CMPEN_SEL_SFT 5
- #define ACCDET_EINT_CMPEN_SEL_MASK 0x1
- #define ACCDET_EINT_CMPEN_SEL_MASK_SFT (0x1 << 5)
- #define ACCDET_EINT_CMPMEN_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_EINT_CMPMEN_SEL_SFT 6
- #define ACCDET_EINT_CMPMEN_SEL_MASK 0x1
- #define ACCDET_EINT_CMPMEN_SEL_MASK_SFT (0x1 << 6)
- #define ACCDET_EINT_CTURBO_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_EINT_CTURBO_SEL_SFT 7
- #define ACCDET_EINT_CTURBO_SEL_MASK 0x1
- #define ACCDET_EINT_CTURBO_SEL_MASK_SFT (0x1 << 7)
- #define ACCDET_B_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_B_SEL_SFT 9
- #define ACCDET_B_SEL_MASK 0x1
- #define ACCDET_B_SEL_MASK_SFT (0x1 << 9)
- #define ACCDET_A_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_A_SEL_SFT 10
- #define ACCDET_A_SEL_MASK 0x1
- #define ACCDET_A_SEL_MASK_SFT (0x1 << 10)
- #define ACCDET_EINT_CMPOUT_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_EINT_CMPOUT_SEL_SFT 11
- #define ACCDET_EINT_CMPOUT_SEL_MASK 0x1
- #define ACCDET_EINT_CMPOUT_SEL_MASK_SFT (0x1 << 11)
- #define ACCDET_EINT_CMPMOUT_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_EINT_CMPMOUT_SEL_SFT 12
- #define ACCDET_EINT_CMPMOUT_SEL_MASK 0x1
- #define ACCDET_EINT_CMPMOUT_SEL_MASK_SFT (0x1 << 12)
- #define ACCDET_EINT_INVOUT_SEL_ADDR \
- MT6359_ACCDET_CON22
- #define ACCDET_EINT_INVOUT_SEL_SFT 13
- #define ACCDET_EINT_INVOUT_SEL_MASK 0x1
- #define ACCDET_EINT_INVOUT_SEL_MASK_SFT (0x1 << 13)
- #define ACCDET_CMPEN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_CMPEN_SW_SFT 0
- #define ACCDET_CMPEN_SW_MASK 0x1
- #define ACCDET_CMPEN_SW_MASK_SFT (0x1 << 0)
- #define ACCDET_VTHEN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_VTHEN_SW_SFT 1
- #define ACCDET_VTHEN_SW_MASK 0x1
- #define ACCDET_VTHEN_SW_MASK_SFT (0x1 << 1)
- #define ACCDET_MBIASEN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_MBIASEN_SW_SFT 2
- #define ACCDET_MBIASEN_SW_MASK 0x1
- #define ACCDET_MBIASEN_SW_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT0_EN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT0_EN_SW_SFT 3
- #define ACCDET_EINT0_EN_SW_MASK 0x1
- #define ACCDET_EINT0_EN_SW_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT0_INVEN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT0_INVEN_SW_SFT 4
- #define ACCDET_EINT0_INVEN_SW_MASK 0x1
- #define ACCDET_EINT0_INVEN_SW_MASK_SFT (0x1 << 4)
- #define ACCDET_EINT0_CMPEN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT0_CMPEN_SW_SFT 5
- #define ACCDET_EINT0_CMPEN_SW_MASK 0x1
- #define ACCDET_EINT0_CMPEN_SW_MASK_SFT (0x1 << 5)
- #define ACCDET_EINT0_CMPMEN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT0_CMPMEN_SW_SFT 6
- #define ACCDET_EINT0_CMPMEN_SW_MASK 0x1
- #define ACCDET_EINT0_CMPMEN_SW_MASK_SFT (0x1 << 6)
- #define ACCDET_EINT0_CTURBO_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT0_CTURBO_SW_SFT 7
- #define ACCDET_EINT0_CTURBO_SW_MASK 0x1
- #define ACCDET_EINT0_CTURBO_SW_MASK_SFT (0x1 << 7)
- #define ACCDET_EINT1_EN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT1_EN_SW_SFT 8
- #define ACCDET_EINT1_EN_SW_MASK 0x1
- #define ACCDET_EINT1_EN_SW_MASK_SFT (0x1 << 8)
- #define ACCDET_EINT1_INVEN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT1_INVEN_SW_SFT 9
- #define ACCDET_EINT1_INVEN_SW_MASK 0x1
- #define ACCDET_EINT1_INVEN_SW_MASK_SFT (0x1 << 9)
- #define ACCDET_EINT1_CMPEN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT1_CMPEN_SW_SFT 10
- #define ACCDET_EINT1_CMPEN_SW_MASK 0x1
- #define ACCDET_EINT1_CMPEN_SW_MASK_SFT (0x1 << 10)
- #define ACCDET_EINT1_CMPMEN_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT1_CMPMEN_SW_SFT 11
- #define ACCDET_EINT1_CMPMEN_SW_MASK 0x1
- #define ACCDET_EINT1_CMPMEN_SW_MASK_SFT (0x1 << 11)
- #define ACCDET_EINT1_CTURBO_SW_ADDR \
- MT6359_ACCDET_CON23
- #define ACCDET_EINT1_CTURBO_SW_SFT 12
- #define ACCDET_EINT1_CTURBO_SW_MASK 0x1
- #define ACCDET_EINT1_CTURBO_SW_MASK_SFT (0x1 << 12)
- #define ACCDET_B_SW_ADDR \
- MT6359_ACCDET_CON24
- #define ACCDET_B_SW_SFT 0
- #define ACCDET_B_SW_MASK 0x1
- #define ACCDET_B_SW_MASK_SFT (0x1 << 0)
- #define ACCDET_A_SW_ADDR \
- MT6359_ACCDET_CON24
- #define ACCDET_A_SW_SFT 1
- #define ACCDET_A_SW_MASK 0x1
- #define ACCDET_A_SW_MASK_SFT (0x1 << 1)
- #define ACCDET_EINT0_CMPOUT_SW_ADDR \
- MT6359_ACCDET_CON24
- #define ACCDET_EINT0_CMPOUT_SW_SFT 2
- #define ACCDET_EINT0_CMPOUT_SW_MASK 0x1
- #define ACCDET_EINT0_CMPOUT_SW_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT0_CMPMOUT_SW_ADDR \
- MT6359_ACCDET_CON24
- #define ACCDET_EINT0_CMPMOUT_SW_SFT 3
- #define ACCDET_EINT0_CMPMOUT_SW_MASK 0x1
- #define ACCDET_EINT0_CMPMOUT_SW_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT0_INVOUT_SW_ADDR \
- MT6359_ACCDET_CON24
- #define ACCDET_EINT0_INVOUT_SW_SFT 4
- #define ACCDET_EINT0_INVOUT_SW_MASK 0x1
- #define ACCDET_EINT0_INVOUT_SW_MASK_SFT (0x1 << 4)
- #define ACCDET_EINT1_CMPOUT_SW_ADDR \
- MT6359_ACCDET_CON24
- #define ACCDET_EINT1_CMPOUT_SW_SFT 5
- #define ACCDET_EINT1_CMPOUT_SW_MASK 0x1
- #define ACCDET_EINT1_CMPOUT_SW_MASK_SFT (0x1 << 5)
- #define ACCDET_EINT1_CMPMOUT_SW_ADDR \
- MT6359_ACCDET_CON24
- #define ACCDET_EINT1_CMPMOUT_SW_SFT 6
- #define ACCDET_EINT1_CMPMOUT_SW_MASK 0x1
- #define ACCDET_EINT1_CMPMOUT_SW_MASK_SFT (0x1 << 6)
- #define ACCDET_EINT1_INVOUT_SW_ADDR \
- MT6359_ACCDET_CON24
- #define ACCDET_EINT1_INVOUT_SW_SFT 7
- #define ACCDET_EINT1_INVOUT_SW_MASK 0x1
- #define ACCDET_EINT1_INVOUT_SW_MASK_SFT (0x1 << 7)
- #define AD_AUDACCDETCMPOB_ADDR \
- MT6359_ACCDET_CON25
- #define AD_AUDACCDETCMPOB_SFT 0
- #define AD_AUDACCDETCMPOB_MASK 0x1
- #define AD_AUDACCDETCMPOB_MASK_SFT (0x1 << 0)
- #define AD_AUDACCDETCMPOA_ADDR \
- MT6359_ACCDET_CON25
- #define AD_AUDACCDETCMPOA_SFT 1
- #define AD_AUDACCDETCMPOA_MASK 0x1
- #define AD_AUDACCDETCMPOA_MASK_SFT (0x1 << 1)
- #define ACCDET_CUR_IN_ADDR \
- MT6359_ACCDET_CON25
- #define ACCDET_CUR_IN_SFT 2
- #define ACCDET_CUR_IN_MASK 0x3
- #define ACCDET_CUR_IN_MASK_SFT (0x3 << 2)
- #define ACCDET_SAM_IN_ADDR \
- MT6359_ACCDET_CON25
- #define ACCDET_SAM_IN_SFT 4
- #define ACCDET_SAM_IN_MASK 0x3
- #define ACCDET_SAM_IN_MASK_SFT (0x3 << 4)
- #define ACCDET_MEM_IN_ADDR \
- MT6359_ACCDET_CON25
- #define ACCDET_MEM_IN_SFT 6
- #define ACCDET_MEM_IN_MASK 0x3
- #define ACCDET_MEM_IN_MASK_SFT (0x3 << 6)
- #define ACCDET_STATE_ADDR \
- MT6359_ACCDET_CON25
- #define ACCDET_STATE_SFT 8
- #define ACCDET_STATE_MASK 0x7
- #define ACCDET_STATE_MASK_SFT (0x7 << 8)
- #define DA_AUDACCDETMBIASCLK_ADDR \
- MT6359_ACCDET_CON25
- #define DA_AUDACCDETMBIASCLK_SFT 12
- #define DA_AUDACCDETMBIASCLK_MASK 0x1
- #define DA_AUDACCDETMBIASCLK_MASK_SFT (0x1 << 12)
- #define DA_AUDACCDETVTHCLK_ADDR \
- MT6359_ACCDET_CON25
- #define DA_AUDACCDETVTHCLK_SFT 13
- #define DA_AUDACCDETVTHCLK_MASK 0x1
- #define DA_AUDACCDETVTHCLK_MASK_SFT (0x1 << 13)
- #define DA_AUDACCDETCMPCLK_ADDR \
- MT6359_ACCDET_CON25
- #define DA_AUDACCDETCMPCLK_SFT 14
- #define DA_AUDACCDETCMPCLK_MASK 0x1
- #define DA_AUDACCDETCMPCLK_MASK_SFT (0x1 << 14)
- #define DA_AUDACCDETAUXADCSWCTRL_ADDR \
- MT6359_ACCDET_CON25
- #define DA_AUDACCDETAUXADCSWCTRL_SFT 15
- #define DA_AUDACCDETAUXADCSWCTRL_MASK 0x1
- #define DA_AUDACCDETAUXADCSWCTRL_MASK_SFT (0x1 << 15)
- #define AD_EINT0CMPMOUT_ADDR \
- MT6359_ACCDET_CON26
- #define AD_EINT0CMPMOUT_SFT 0
- #define AD_EINT0CMPMOUT_MASK 0x1
- #define AD_EINT0CMPMOUT_MASK_SFT (0x1 << 0)
- #define AD_EINT0CMPOUT_ADDR \
- MT6359_ACCDET_CON26
- #define AD_EINT0CMPOUT_SFT 1
- #define AD_EINT0CMPOUT_MASK 0x1
- #define AD_EINT0CMPOUT_MASK_SFT (0x1 << 1)
- #define ACCDET_EINT0_CUR_IN_ADDR \
- MT6359_ACCDET_CON26
- #define ACCDET_EINT0_CUR_IN_SFT 2
- #define ACCDET_EINT0_CUR_IN_MASK 0x3
- #define ACCDET_EINT0_CUR_IN_MASK_SFT (0x3 << 2)
- #define ACCDET_EINT0_SAM_IN_ADDR \
- MT6359_ACCDET_CON26
- #define ACCDET_EINT0_SAM_IN_SFT 4
- #define ACCDET_EINT0_SAM_IN_MASK 0x3
- #define ACCDET_EINT0_SAM_IN_MASK_SFT (0x3 << 4)
- #define ACCDET_EINT0_MEM_IN_ADDR \
- MT6359_ACCDET_CON26
- #define ACCDET_EINT0_MEM_IN_SFT 6
- #define ACCDET_EINT0_MEM_IN_MASK 0x3
- #define ACCDET_EINT0_MEM_IN_MASK_SFT (0x3 << 6)
- #define ACCDET_EINT0_STATE_ADDR \
- MT6359_ACCDET_CON26
- #define ACCDET_EINT0_STATE_SFT 8
- #define ACCDET_EINT0_STATE_MASK 0x7
- #define ACCDET_EINT0_STATE_MASK_SFT (0x7 << 8)
- #define DA_EINT0CMPEN_ADDR \
- MT6359_ACCDET_CON26
- #define DA_EINT0CMPEN_SFT 13
- #define DA_EINT0CMPEN_MASK 0x1
- #define DA_EINT0CMPEN_MASK_SFT (0x1 << 13)
- #define DA_EINT0CMPMEN_ADDR \
- MT6359_ACCDET_CON26
- #define DA_EINT0CMPMEN_SFT 14
- #define DA_EINT0CMPMEN_MASK 0x1
- #define DA_EINT0CMPMEN_MASK_SFT (0x1 << 14)
- #define DA_EINT0CTURBO_ADDR \
- MT6359_ACCDET_CON26
- #define DA_EINT0CTURBO_SFT 15
- #define DA_EINT0CTURBO_MASK 0x1
- #define DA_EINT0CTURBO_MASK_SFT (0x1 << 15)
- #define AD_EINT1CMPMOUT_ADDR \
- MT6359_ACCDET_CON27
- #define AD_EINT1CMPMOUT_SFT 0
- #define AD_EINT1CMPMOUT_MASK 0x1
- #define AD_EINT1CMPMOUT_MASK_SFT (0x1 << 0)
- #define AD_EINT1CMPOUT_ADDR \
- MT6359_ACCDET_CON27
- #define AD_EINT1CMPOUT_SFT 1
- #define AD_EINT1CMPOUT_MASK 0x1
- #define AD_EINT1CMPOUT_MASK_SFT (0x1 << 1)
- #define ACCDET_EINT1_CUR_IN_ADDR \
- MT6359_ACCDET_CON27
- #define ACCDET_EINT1_CUR_IN_SFT 2
- #define ACCDET_EINT1_CUR_IN_MASK 0x3
- #define ACCDET_EINT1_CUR_IN_MASK_SFT (0x3 << 2)
- #define ACCDET_EINT1_SAM_IN_ADDR \
- MT6359_ACCDET_CON27
- #define ACCDET_EINT1_SAM_IN_SFT 4
- #define ACCDET_EINT1_SAM_IN_MASK 0x3
- #define ACCDET_EINT1_SAM_IN_MASK_SFT (0x3 << 4)
- #define ACCDET_EINT1_MEM_IN_ADDR \
- MT6359_ACCDET_CON27
- #define ACCDET_EINT1_MEM_IN_SFT 6
- #define ACCDET_EINT1_MEM_IN_MASK 0x3
- #define ACCDET_EINT1_MEM_IN_MASK_SFT (0x3 << 6)
- #define ACCDET_EINT1_STATE_ADDR \
- MT6359_ACCDET_CON27
- #define ACCDET_EINT1_STATE_SFT 8
- #define ACCDET_EINT1_STATE_MASK 0x7
- #define ACCDET_EINT1_STATE_MASK_SFT (0x7 << 8)
- #define DA_EINT1CMPEN_ADDR \
- MT6359_ACCDET_CON27
- #define DA_EINT1CMPEN_SFT 13
- #define DA_EINT1CMPEN_MASK 0x1
- #define DA_EINT1CMPEN_MASK_SFT (0x1 << 13)
- #define DA_EINT1CMPMEN_ADDR \
- MT6359_ACCDET_CON27
- #define DA_EINT1CMPMEN_SFT 14
- #define DA_EINT1CMPMEN_MASK 0x1
- #define DA_EINT1CMPMEN_MASK_SFT (0x1 << 14)
- #define DA_EINT1CTURBO_ADDR \
- MT6359_ACCDET_CON27
- #define DA_EINT1CTURBO_SFT 15
- #define DA_EINT1CTURBO_MASK 0x1
- #define DA_EINT1CTURBO_MASK_SFT (0x1 << 15)
- #define AD_EINT0INVOUT_ADDR \
- MT6359_ACCDET_CON28
- #define AD_EINT0INVOUT_SFT 0
- #define AD_EINT0INVOUT_MASK 0x1
- #define AD_EINT0INVOUT_MASK_SFT (0x1 << 0)
- #define ACCDET_EINT0_INVERTER_CUR_IN_ADDR \
- MT6359_ACCDET_CON28
- #define ACCDET_EINT0_INVERTER_CUR_IN_SFT 1
- #define ACCDET_EINT0_INVERTER_CUR_IN_MASK 0x1
- #define ACCDET_EINT0_INVERTER_CUR_IN_MASK_SFT (0x1 << 1)
- #define ACCDET_EINT0_INVERTER_SAM_IN_ADDR \
- MT6359_ACCDET_CON28
- #define ACCDET_EINT0_INVERTER_SAM_IN_SFT 2
- #define ACCDET_EINT0_INVERTER_SAM_IN_MASK 0x1
- #define ACCDET_EINT0_INVERTER_SAM_IN_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT0_INVERTER_MEM_IN_ADDR \
- MT6359_ACCDET_CON28
- #define ACCDET_EINT0_INVERTER_MEM_IN_SFT 3
- #define ACCDET_EINT0_INVERTER_MEM_IN_MASK 0x1
- #define ACCDET_EINT0_INVERTER_MEM_IN_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT0_INVERTER_STATE_ADDR \
- MT6359_ACCDET_CON28
- #define ACCDET_EINT0_INVERTER_STATE_SFT 8
- #define ACCDET_EINT0_INVERTER_STATE_MASK 0x7
- #define ACCDET_EINT0_INVERTER_STATE_MASK_SFT (0x7 << 8)
- #define DA_EINT0EN_ADDR \
- MT6359_ACCDET_CON28
- #define DA_EINT0EN_SFT 12
- #define DA_EINT0EN_MASK 0x1
- #define DA_EINT0EN_MASK_SFT (0x1 << 12)
- #define DA_EINT0INVEN_ADDR \
- MT6359_ACCDET_CON28
- #define DA_EINT0INVEN_SFT 13
- #define DA_EINT0INVEN_MASK 0x1
- #define DA_EINT0INVEN_MASK_SFT (0x1 << 13)
- #define DA_EINT0CEN_ADDR \
- MT6359_ACCDET_CON28
- #define DA_EINT0CEN_SFT 14
- #define DA_EINT0CEN_MASK 0x1
- #define DA_EINT0CEN_MASK_SFT (0x1 << 14)
- #define AD_EINT1INVOUT_ADDR \
- MT6359_ACCDET_CON29
- #define AD_EINT1INVOUT_SFT 0
- #define AD_EINT1INVOUT_MASK 0x1
- #define AD_EINT1INVOUT_MASK_SFT (0x1 << 0)
- #define ACCDET_EINT1_INVERTER_CUR_IN_ADDR \
- MT6359_ACCDET_CON29
- #define ACCDET_EINT1_INVERTER_CUR_IN_SFT 1
- #define ACCDET_EINT1_INVERTER_CUR_IN_MASK 0x1
- #define ACCDET_EINT1_INVERTER_CUR_IN_MASK_SFT (0x1 << 1)
- #define ACCDET_EINT1_INVERTER_SAM_IN_ADDR \
- MT6359_ACCDET_CON29
- #define ACCDET_EINT1_INVERTER_SAM_IN_SFT 2
- #define ACCDET_EINT1_INVERTER_SAM_IN_MASK 0x1
- #define ACCDET_EINT1_INVERTER_SAM_IN_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT1_INVERTER_MEM_IN_ADDR \
- MT6359_ACCDET_CON29
- #define ACCDET_EINT1_INVERTER_MEM_IN_SFT 3
- #define ACCDET_EINT1_INVERTER_MEM_IN_MASK 0x1
- #define ACCDET_EINT1_INVERTER_MEM_IN_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT1_INVERTER_STATE_ADDR \
- MT6359_ACCDET_CON29
- #define ACCDET_EINT1_INVERTER_STATE_SFT 8
- #define ACCDET_EINT1_INVERTER_STATE_MASK 0x7
- #define ACCDET_EINT1_INVERTER_STATE_MASK_SFT (0x7 << 8)
- #define DA_EINT1EN_ADDR \
- MT6359_ACCDET_CON29
- #define DA_EINT1EN_SFT 12
- #define DA_EINT1EN_MASK 0x1
- #define DA_EINT1EN_MASK_SFT (0x1 << 12)
- #define DA_EINT1INVEN_ADDR \
- MT6359_ACCDET_CON29
- #define DA_EINT1INVEN_SFT 13
- #define DA_EINT1INVEN_MASK 0x1
- #define DA_EINT1INVEN_MASK_SFT (0x1 << 13)
- #define DA_EINT1CEN_ADDR \
- MT6359_ACCDET_CON29
- #define DA_EINT1CEN_SFT 14
- #define DA_EINT1CEN_MASK 0x1
- #define DA_EINT1CEN_MASK_SFT (0x1 << 14)
- #define ACCDET_EN_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EN_SFT 0
- #define ACCDET_EN_MASK 0x1
- #define ACCDET_EN_MASK_SFT (0x1 << 0)
- #define ACCDET_EINT0_EN_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT0_EN_SFT 1
- #define ACCDET_EINT0_EN_MASK 0x1
- #define ACCDET_EINT0_EN_MASK_SFT (0x1 << 1)
- #define ACCDET_EINT1_EN_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT1_EN_SFT 2
- #define ACCDET_EINT1_EN_MASK 0x1
- #define ACCDET_EINT1_EN_MASK_SFT (0x1 << 2)
- #define ACCDET_EINT0_M_EN_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT0_M_EN_SFT 3
- #define ACCDET_EINT0_M_EN_MASK 0x1
- #define ACCDET_EINT0_M_EN_MASK_SFT (0x1 << 3)
- #define ACCDET_EINT0_DETECT_MOISTURE_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT0_DETECT_MOISTURE_SFT 4
- #define ACCDET_EINT0_DETECT_MOISTURE_MASK 0x1
- #define ACCDET_EINT0_DETECT_MOISTURE_MASK_SFT (0x1 << 4)
- #define ACCDET_EINT0_PLUG_IN_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT0_PLUG_IN_SFT 5
- #define ACCDET_EINT0_PLUG_IN_MASK 0x1
- #define ACCDET_EINT0_PLUG_IN_MASK_SFT (0x1 << 5)
- #define ACCDET_EINT0_M_PLUG_IN_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT0_M_PLUG_IN_SFT 6
- #define ACCDET_EINT0_M_PLUG_IN_MASK 0x1
- #define ACCDET_EINT0_M_PLUG_IN_MASK_SFT (0x1 << 6)
- #define ACCDET_EINT1_M_EN_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT1_M_EN_SFT 7
- #define ACCDET_EINT1_M_EN_MASK 0x1
- #define ACCDET_EINT1_M_EN_MASK_SFT (0x1 << 7)
- #define ACCDET_EINT1_DETECT_MOISTURE_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT1_DETECT_MOISTURE_SFT 8
- #define ACCDET_EINT1_DETECT_MOISTURE_MASK 0x1
- #define ACCDET_EINT1_DETECT_MOISTURE_MASK_SFT (0x1 << 8)
- #define ACCDET_EINT1_PLUG_IN_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT1_PLUG_IN_SFT 9
- #define ACCDET_EINT1_PLUG_IN_MASK 0x1
- #define ACCDET_EINT1_PLUG_IN_MASK_SFT (0x1 << 9)
- #define ACCDET_EINT1_M_PLUG_IN_ADDR \
- MT6359_ACCDET_CON30
- #define ACCDET_EINT1_M_PLUG_IN_SFT 10
- #define ACCDET_EINT1_M_PLUG_IN_MASK 0x1
- #define ACCDET_EINT1_M_PLUG_IN_MASK_SFT (0x1 << 10)
- #define ACCDET_CUR_DEB_ADDR \
- MT6359_ACCDET_CON31
- #define ACCDET_CUR_DEB_SFT 0
- #define ACCDET_CUR_DEB_MASK 0xFFFF
- #define ACCDET_CUR_DEB_MASK_SFT (0xFFFF << 0)
- #define ACCDET_EINT0_CUR_DEB_ADDR \
- MT6359_ACCDET_CON32
- #define ACCDET_EINT0_CUR_DEB_SFT 0
- #define ACCDET_EINT0_CUR_DEB_MASK 0x7FFF
- #define ACCDET_EINT0_CUR_DEB_MASK_SFT (0x7FFF << 0)
- #define ACCDET_EINT1_CUR_DEB_ADDR \
- MT6359_ACCDET_CON33
- #define ACCDET_EINT1_CUR_DEB_SFT 0
- #define ACCDET_EINT1_CUR_DEB_MASK 0x7FFF
- #define ACCDET_EINT1_CUR_DEB_MASK_SFT (0x7FFF << 0)
- #define ACCDET_EINT0_INVERTER_CUR_DEB_ADDR \
- MT6359_ACCDET_CON34
- #define ACCDET_EINT0_INVERTER_CUR_DEB_SFT 0
- #define ACCDET_EINT0_INVERTER_CUR_DEB_MASK 0x7FFF
- #define ACCDET_EINT0_INVERTER_CUR_DEB_MASK_SFT (0x7FFF << 0)
- #define ACCDET_EINT1_INVERTER_CUR_DEB_ADDR \
- MT6359_ACCDET_CON35
- #define ACCDET_EINT1_INVERTER_CUR_DEB_SFT 0
- #define ACCDET_EINT1_INVERTER_CUR_DEB_MASK 0x7FFF
- #define ACCDET_EINT1_INVERTER_CUR_DEB_MASK_SFT (0x7FFF << 0)
- #define AD_AUDACCDETCMPOB_MON_ADDR \
- MT6359_ACCDET_CON36
- #define AD_AUDACCDETCMPOB_MON_SFT 0
- #define AD_AUDACCDETCMPOB_MON_MASK 0x1
- #define AD_AUDACCDETCMPOB_MON_MASK_SFT (0x1 << 0)
- #define AD_AUDACCDETCMPOA_MON_ADDR \
- MT6359_ACCDET_CON36
- #define AD_AUDACCDETCMPOA_MON_SFT 1
- #define AD_AUDACCDETCMPOA_MON_MASK 0x1
- #define AD_AUDACCDETCMPOA_MON_MASK_SFT (0x1 << 1)
- #define AD_EINT0CMPMOUT_MON_ADDR \
- MT6359_ACCDET_CON36
- #define AD_EINT0CMPMOUT_MON_SFT 2
- #define AD_EINT0CMPMOUT_MON_MASK 0x1
- #define AD_EINT0CMPMOUT_MON_MASK_SFT (0x1 << 2)
- #define AD_EINT0CMPOUT_MON_ADDR \
- MT6359_ACCDET_CON36
- #define AD_EINT0CMPOUT_MON_SFT 3
- #define AD_EINT0CMPOUT_MON_MASK 0x1
- #define AD_EINT0CMPOUT_MON_MASK_SFT (0x1 << 3)
- #define AD_EINT0INVOUT_MON_ADDR \
- MT6359_ACCDET_CON36
- #define AD_EINT0INVOUT_MON_SFT 4
- #define AD_EINT0INVOUT_MON_MASK 0x1
- #define AD_EINT0INVOUT_MON_MASK_SFT (0x1 << 4)
- #define AD_EINT1CMPMOUT_MON_ADDR \
- MT6359_ACCDET_CON36
- #define AD_EINT1CMPMOUT_MON_SFT 5
- #define AD_EINT1CMPMOUT_MON_MASK 0x1
- #define AD_EINT1CMPMOUT_MON_MASK_SFT (0x1 << 5)
- #define AD_EINT1CMPOUT_MON_ADDR \
- MT6359_ACCDET_CON36
- #define AD_EINT1CMPOUT_MON_SFT 6
- #define AD_EINT1CMPOUT_MON_MASK 0x1
- #define AD_EINT1CMPOUT_MON_MASK_SFT (0x1 << 6)
- #define AD_EINT1INVOUT_MON_ADDR \
- MT6359_ACCDET_CON36
- #define AD_EINT1INVOUT_MON_SFT 7
- #define AD_EINT1INVOUT_MON_MASK 0x1
- #define AD_EINT1INVOUT_MON_MASK_SFT (0x1 << 7)
- #define DA_AUDACCDETCMPCLK_MON_ADDR \
- MT6359_ACCDET_CON37
- #define DA_AUDACCDETCMPCLK_MON_SFT 0
- #define DA_AUDACCDETCMPCLK_MON_MASK 0x1
- #define DA_AUDACCDETCMPCLK_MON_MASK_SFT (0x1 << 0)
- #define DA_AUDACCDETVTHCLK_MON_ADDR \
- MT6359_ACCDET_CON37
- #define DA_AUDACCDETVTHCLK_MON_SFT 1
- #define DA_AUDACCDETVTHCLK_MON_MASK 0x1
- #define DA_AUDACCDETVTHCLK_MON_MASK_SFT (0x1 << 1)
- #define DA_AUDACCDETMBIASCLK_MON_ADDR \
- MT6359_ACCDET_CON37
- #define DA_AUDACCDETMBIASCLK_MON_SFT 2
- #define DA_AUDACCDETMBIASCLK_MON_MASK 0x1
- #define DA_AUDACCDETMBIASCLK_MON_MASK_SFT (0x1 << 2)
- #define DA_AUDACCDETAUXADCSWCTRL_MON_ADDR \
- MT6359_ACCDET_CON37
- #define DA_AUDACCDETAUXADCSWCTRL_MON_SFT 3
- #define DA_AUDACCDETAUXADCSWCTRL_MON_MASK 0x1
- #define DA_AUDACCDETAUXADCSWCTRL_MON_MASK_SFT (0x1 << 3)
- #define DA_EINT0CTURBO_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT0CTURBO_MON_SFT 0
- #define DA_EINT0CTURBO_MON_MASK 0x1
- #define DA_EINT0CTURBO_MON_MASK_SFT (0x1 << 0)
- #define DA_EINT0CMPMEN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT0CMPMEN_MON_SFT 1
- #define DA_EINT0CMPMEN_MON_MASK 0x1
- #define DA_EINT0CMPMEN_MON_MASK_SFT (0x1 << 1)
- #define DA_EINT0CMPEN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT0CMPEN_MON_SFT 2
- #define DA_EINT0CMPEN_MON_MASK 0x1
- #define DA_EINT0CMPEN_MON_MASK_SFT (0x1 << 2)
- #define DA_EINT0INVEN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT0INVEN_MON_SFT 3
- #define DA_EINT0INVEN_MON_MASK 0x1
- #define DA_EINT0INVEN_MON_MASK_SFT (0x1 << 3)
- #define DA_EINT0CEN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT0CEN_MON_SFT 4
- #define DA_EINT0CEN_MON_MASK 0x1
- #define DA_EINT0CEN_MON_MASK_SFT (0x1 << 4)
- #define DA_EINT0EN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT0EN_MON_SFT 5
- #define DA_EINT0EN_MON_MASK 0x1
- #define DA_EINT0EN_MON_MASK_SFT (0x1 << 5)
- #define DA_EINT1CTURBO_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT1CTURBO_MON_SFT 8
- #define DA_EINT1CTURBO_MON_MASK 0x1
- #define DA_EINT1CTURBO_MON_MASK_SFT (0x1 << 8)
- #define DA_EINT1CMPMEN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT1CMPMEN_MON_SFT 9
- #define DA_EINT1CMPMEN_MON_MASK 0x1
- #define DA_EINT1CMPMEN_MON_MASK_SFT (0x1 << 9)
- #define DA_EINT1CMPEN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT1CMPEN_MON_SFT 10
- #define DA_EINT1CMPEN_MON_MASK 0x1
- #define DA_EINT1CMPEN_MON_MASK_SFT (0x1 << 10)
- #define DA_EINT1INVEN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT1INVEN_MON_SFT 11
- #define DA_EINT1INVEN_MON_MASK 0x1
- #define DA_EINT1INVEN_MON_MASK_SFT (0x1 << 11)
- #define DA_EINT1CEN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT1CEN_MON_SFT 12
- #define DA_EINT1CEN_MON_MASK 0x1
- #define DA_EINT1CEN_MON_MASK_SFT (0x1 << 12)
- #define DA_EINT1EN_MON_ADDR \
- MT6359_ACCDET_CON38
- #define DA_EINT1EN_MON_SFT 13
- #define DA_EINT1EN_MON_MASK 0x1
- #define DA_EINT1EN_MON_MASK_SFT (0x1 << 13)
- #define ACCDET_EINT0_M_PLUG_IN_COUNT_ADDR \
- MT6359_ACCDET_CON39
- #define ACCDET_EINT0_M_PLUG_IN_COUNT_SFT 0
- #define ACCDET_EINT0_M_PLUG_IN_COUNT_MASK 0x7
- #define ACCDET_EINT0_M_PLUG_IN_COUNT_MASK_SFT (0x7 << 0)
- #define ACCDET_EINT1_M_PLUG_IN_COUNT_ADDR \
- MT6359_ACCDET_CON39
- #define ACCDET_EINT1_M_PLUG_IN_COUNT_SFT 4
- #define ACCDET_EINT1_M_PLUG_IN_COUNT_MASK 0x7
- #define ACCDET_EINT1_M_PLUG_IN_COUNT_MASK_SFT (0x7 << 4)
- #define ACCDET_MON_FLAG_EN_ADDR \
- MT6359_ACCDET_CON40
- #define ACCDET_MON_FLAG_EN_SFT 0
- #define ACCDET_MON_FLAG_EN_MASK 0x1
- #define ACCDET_MON_FLAG_EN_MASK_SFT (0x1 << 0)
- #define ACCDET_MON_FLAG_SEL_ADDR \
- MT6359_ACCDET_CON40
- #define ACCDET_MON_FLAG_SEL_SFT 4
- #define ACCDET_MON_FLAG_SEL_MASK 0xF
- #define ACCDET_MON_FLAG_SEL_MASK_SFT (0xF << 4)
- #define RG_AUDPWDBMICBIAS0_ADDR \
- MT6359_AUDENC_ANA_CON15
- #define RG_AUDPWDBMICBIAS0_SFT 0
- #define RG_AUDPWDBMICBIAS0_MASK 0x1
- #define RG_AUDPWDBMICBIAS0_MASK_SFT (0x1 << 0)
- #define RG_AUDPREAMPLON_ADDR \
- MT6359_AUDENC_ANA_CON0
- #define RG_AUDPREAMPLON_SFT 0
- #define RG_AUDPREAMPLON_MASK 0x1
- #define RG_AUDPREAMPLON_MASK_SFT (0x1 << 0)
- #define RG_CLKSQ_EN_ADDR \
- MT6359_AUDENC_ANA_CON23
- #define RG_CLKSQ_EN_SFT 0
- #define RG_CLKSQ_EN_MASK 0x1
- #define RG_CLKSQ_EN_MASK_SFT (0x1 << 0)
- #define RG_RTC32K_CK_PDN_ADDR \
- MT6359_TOP_CKPDN_CON0
- #define RG_RTC32K_CK_PDN_SFT 15
- #define RG_RTC32K_CK_PDN_MASK 0x1
- #define RG_RTC32K_CK_PDN_MASK_SFT (0x1 << 15)
- #define RG_HPLOUTPUTSTBENH_VAUDP32_ADDR \
- MT6359_AUDDEC_ANA_CON2
- #define RG_HPLOUTPUTSTBENH_VAUDP32_SFT 0
- #define RG_HPLOUTPUTSTBENH_VAUDP32_MASK 0x7
- #define RG_HPLOUTPUTSTBENH_VAUDP32_MASK_SFT (0x7 << 0)
- #define AUXADC_RQST_CH5_ADDR \
- MT6359_AUXADC_RQST0
- #define AUXADC_RQST_CH5_SFT 5
- #define AUXADC_RQST_CH5_MASK 0x1
- #define AUXADC_RQST_CH5_MASK_SFT (0x1 << 5)
- #define RG_LDO_VUSB_HW0_OP_EN_ADDR \
- MT6359_LDO_VUSB_OP_EN
- #define RG_LDO_VUSB_HW0_OP_EN_SFT 0
- #define RG_LDO_VUSB_HW0_OP_EN_MASK 0x1
- #define RG_LDO_VUSB_HW0_OP_EN_MASK_SFT (0x1 << 0)
- #define RG_HPROUTPUTSTBENH_VAUDP32_ADDR \
- MT6359_AUDDEC_ANA_CON2
- #define RG_HPROUTPUTSTBENH_VAUDP32_SFT 4
- #define RG_HPROUTPUTSTBENH_VAUDP32_MASK 0x7
- #define RG_HPROUTPUTSTBENH_VAUDP32_MASK_SFT (0x7 << 4)
- #define RG_NCP_PDDIS_EN_ADDR \
- MT6359_AFE_NCP_CFG2
- #define RG_NCP_PDDIS_EN_SFT 0
- #define RG_NCP_PDDIS_EN_MASK 0x1
- #define RG_NCP_PDDIS_EN_MASK_SFT (0x1 << 0)
- #define RG_SCK32K_CK_PDN_ADDR \
- MT6359_TOP_CKPDN_CON0
- #define RG_SCK32K_CK_PDN_SFT 0
- #define RG_SCK32K_CK_PDN_MASK 0x1
- #define RG_SCK32K_CK_PDN_MASK_SFT (0x1 << 0)
- /* AUDENC_ANA_CON18: */
- #define RG_ACCDET_MODE_ANA11_MODE1 (0x000F)
- #define RG_ACCDET_MODE_ANA11_MODE2 (0x008F)
- #define RG_ACCDET_MODE_ANA11_MODE6 (0x008F)
- /* AUXADC_ADC5: Auxadc CH5 read data */
- #define AUXADC_DATA_RDY_CH5 BIT(15)
- #define AUXADC_DATA_PROCEED_CH5 BIT(15)
- #define AUXADC_DATA_MASK (0x0FFF)
- /* AUXADC_RQST0_SET: Auxadc CH5 request, relevant 0x07EC */
- #define AUXADC_RQST_CH5_SET BIT(5)
- /* AUXADC_RQST0_CLR: Auxadc CH5 request, relevant 0x07EC */
- #define AUXADC_RQST_CH5_CLR BIT(5)
- #define ACCDET_CALI_MASK0 (0xFF)
- #define ACCDET_CALI_MASK1 (0xFF << 8)
- #define ACCDET_CALI_MASK2 (0xFF)
- #define ACCDET_CALI_MASK3 (0xFF << 8)
- #define ACCDET_CALI_MASK4 (0xFF)
- #define ACCDET_EINT_IRQ_B2_B3 (0x03 << ACCDET_EINT0_IRQ_SFT)
- /* ACCDET_CON25: RO, accdet FSM state,etc.*/
- #define ACCDET_STATE_MEM_IN_OFFSET (ACCDET_MEM_IN_SFT)
- #define ACCDET_STATE_AB_MASK (0x03)
- #define ACCDET_STATE_AB_00 (0x00)
- #define ACCDET_STATE_AB_01 (0x01)
- #define ACCDET_STATE_AB_10 (0x02)
- #define ACCDET_STATE_AB_11 (0x03)
- /* ACCDET_CON19 */
- #define ACCDET_EINT0_STABLE_VAL ((ACCDET_DA_STABLE_MASK_SFT) | \
- (ACCDET_EINT0_EN_STABLE_MASK_SFT) | \
- (ACCDET_EINT0_CMPEN_STABLE_MASK_SFT) | \
- (ACCDET_EINT0_CEN_STABLE_MASK_SFT))
- #define ACCDET_EINT1_STABLE_VAL ((ACCDET_DA_STABLE_MASK_SFT) | \
- (ACCDET_EINT1_EN_STABLE_MASK_SFT) | \
- (ACCDET_EINT1_CMPEN_STABLE_MASK_SFT) | \
- (ACCDET_EINT1_CEN_STABLE_MASK_SFT))
- /* The following are used for mt6359.c */
- /* MT6359_DCXO_CW12 */
- #define RG_XO_AUDIO_EN_M_SFT 13
- /* AUD_TOP_CKPDN_CON0 */
- #define RG_VOW13M_CK_PDN_SFT 13
- #define RG_VOW13M_CK_PDN_MASK 0x1
- #define RG_VOW13M_CK_PDN_MASK_SFT (0x1 << 13)
- #define RG_VOW32K_CK_PDN_SFT 12
- #define RG_VOW32K_CK_PDN_MASK 0x1
- #define RG_VOW32K_CK_PDN_MASK_SFT (0x1 << 12)
- #define RG_AUD_INTRP_CK_PDN_SFT 8
- #define RG_AUD_INTRP_CK_PDN_MASK 0x1
- #define RG_AUD_INTRP_CK_PDN_MASK_SFT (0x1 << 8)
- #define RG_PAD_AUD_CLK_MISO_CK_PDN_SFT 7
- #define RG_PAD_AUD_CLK_MISO_CK_PDN_MASK 0x1
- #define RG_PAD_AUD_CLK_MISO_CK_PDN_MASK_SFT (0x1 << 7)
- #define RG_AUDNCP_CK_PDN_SFT 6
- #define RG_AUDNCP_CK_PDN_MASK 0x1
- #define RG_AUDNCP_CK_PDN_MASK_SFT (0x1 << 6)
- #define RG_ZCD13M_CK_PDN_SFT 5
- #define RG_ZCD13M_CK_PDN_MASK 0x1
- #define RG_ZCD13M_CK_PDN_MASK_SFT (0x1 << 5)
- #define RG_AUDIF_CK_PDN_SFT 2
- #define RG_AUDIF_CK_PDN_MASK 0x1
- #define RG_AUDIF_CK_PDN_MASK_SFT (0x1 << 2)
- #define RG_AUD_CK_PDN_SFT 1
- #define RG_AUD_CK_PDN_MASK 0x1
- #define RG_AUD_CK_PDN_MASK_SFT (0x1 << 1)
- #define RG_ACCDET_CK_PDN_SFT 0
- #define RG_ACCDET_CK_PDN_MASK 0x1
- #define RG_ACCDET_CK_PDN_MASK_SFT (0x1 << 0)
- /* AUD_TOP_CKPDN_CON0_SET */
- #define RG_AUD_TOP_CKPDN_CON0_SET_SFT 0
- #define RG_AUD_TOP_CKPDN_CON0_SET_MASK 0x3fff
- #define RG_AUD_TOP_CKPDN_CON0_SET_MASK_SFT (0x3fff << 0)
- /* AUD_TOP_CKPDN_CON0_CLR */
- #define RG_AUD_TOP_CKPDN_CON0_CLR_SFT 0
- #define RG_AUD_TOP_CKPDN_CON0_CLR_MASK 0x3fff
- #define RG_AUD_TOP_CKPDN_CON0_CLR_MASK_SFT (0x3fff << 0)
- /* AUD_TOP_CKSEL_CON0 */
- #define RG_AUDIF_CK_CKSEL_SFT 3
- #define RG_AUDIF_CK_CKSEL_MASK 0x1
- #define RG_AUDIF_CK_CKSEL_MASK_SFT (0x1 << 3)
- #define RG_AUD_CK_CKSEL_SFT 2
- #define RG_AUD_CK_CKSEL_MASK 0x1
- #define RG_AUD_CK_CKSEL_MASK_SFT (0x1 << 2)
- /* AUD_TOP_CKSEL_CON0_SET */
- #define RG_AUD_TOP_CKSEL_CON0_SET_SFT 0
- #define RG_AUD_TOP_CKSEL_CON0_SET_MASK 0xf
- #define RG_AUD_TOP_CKSEL_CON0_SET_MASK_SFT (0xf << 0)
- /* AUD_TOP_CKSEL_CON0_CLR */
- #define RG_AUD_TOP_CKSEL_CON0_CLR_SFT 0
- #define RG_AUD_TOP_CKSEL_CON0_CLR_MASK 0xf
- #define RG_AUD_TOP_CKSEL_CON0_CLR_MASK_SFT (0xf << 0)
- /* AUD_TOP_CKTST_CON0 */
- #define RG_VOW13M_CK_TSTSEL_SFT 9
- #define RG_VOW13M_CK_TSTSEL_MASK 0x1
- #define RG_VOW13M_CK_TSTSEL_MASK_SFT (0x1 << 9)
- #define RG_VOW13M_CK_TST_DIS_SFT 8
- #define RG_VOW13M_CK_TST_DIS_MASK 0x1
- #define RG_VOW13M_CK_TST_DIS_MASK_SFT (0x1 << 8)
- #define RG_AUD26M_CK_TSTSEL_SFT 4
- #define RG_AUD26M_CK_TSTSEL_MASK 0x1
- #define RG_AUD26M_CK_TSTSEL_MASK_SFT (0x1 << 4)
- #define RG_AUDIF_CK_TSTSEL_SFT 3
- #define RG_AUDIF_CK_TSTSEL_MASK 0x1
- #define RG_AUDIF_CK_TSTSEL_MASK_SFT (0x1 << 3)
- #define RG_AUD_CK_TSTSEL_SFT 2
- #define RG_AUD_CK_TSTSEL_MASK 0x1
- #define RG_AUD_CK_TSTSEL_MASK_SFT (0x1 << 2)
- #define RG_AUD26M_CK_TST_DIS_SFT 0
- #define RG_AUD26M_CK_TST_DIS_MASK 0x1
- #define RG_AUD26M_CK_TST_DIS_MASK_SFT (0x1 << 0)
- /* AUD_TOP_CLK_HWEN_CON0 */
- #define RG_AUD_INTRP_CK_PDN_HWEN_SFT 0
- #define RG_AUD_INTRP_CK_PDN_HWEN_MASK 0x1
- #define RG_AUD_INTRP_CK_PDN_HWEN_MASK_SFT (0x1 << 0)
- /* AUD_TOP_CLK_HWEN_CON0_SET */
- #define RG_AUD_INTRP_CK_PND_HWEN_CON0_SET_SFT 0
- #define RG_AUD_INTRP_CK_PND_HWEN_CON0_SET_MASK 0xffff
- #define RG_AUD_INTRP_CK_PND_HWEN_CON0_SET_MASK_SFT (0xffff << 0)
- /* AUD_TOP_CLK_HWEN_CON0_CLR */
- #define RG_AUD_INTRP_CLK_PDN_HWEN_CON0_CLR_SFT 0
- #define RG_AUD_INTRP_CLK_PDN_HWEN_CON0_CLR_MASK 0xffff
- #define RG_AUD_INTRP_CLK_PDN_HWEN_CON0_CLR_MASK_SFT (0xffff << 0)
- /* AUD_TOP_RST_CON0 */
- #define RG_AUDNCP_RST_SFT 3
- #define RG_AUDNCP_RST_MASK 0x1
- #define RG_AUDNCP_RST_MASK_SFT (0x1 << 3)
- #define RG_ZCD_RST_SFT 2
- #define RG_ZCD_RST_MASK 0x1
- #define RG_ZCD_RST_MASK_SFT (0x1 << 2)
- #define RG_ACCDET_RST_SFT 1
- #define RG_ACCDET_RST_MASK 0x1
- #define RG_ACCDET_RST_MASK_SFT (0x1 << 1)
- #define RG_AUDIO_RST_SFT 0
- #define RG_AUDIO_RST_MASK 0x1
- #define RG_AUDIO_RST_MASK_SFT (0x1 << 0)
- /* AUD_TOP_RST_CON0_SET */
- #define RG_AUD_TOP_RST_CON0_SET_SFT 0
- #define RG_AUD_TOP_RST_CON0_SET_MASK 0xf
- #define RG_AUD_TOP_RST_CON0_SET_MASK_SFT (0xf << 0)
- /* AUD_TOP_RST_CON0_CLR */
- #define RG_AUD_TOP_RST_CON0_CLR_SFT 0
- #define RG_AUD_TOP_RST_CON0_CLR_MASK 0xf
- #define RG_AUD_TOP_RST_CON0_CLR_MASK_SFT (0xf << 0)
- /* AUD_TOP_RST_BANK_CON0 */
- #define BANK_AUDZCD_SWRST_SFT 2
- #define BANK_AUDZCD_SWRST_MASK 0x1
- #define BANK_AUDZCD_SWRST_MASK_SFT (0x1 << 2)
- #define BANK_AUDIO_SWRST_SFT 1
- #define BANK_AUDIO_SWRST_MASK 0x1
- #define BANK_AUDIO_SWRST_MASK_SFT (0x1 << 1)
- #define BANK_ACCDET_SWRST_SFT 0
- #define BANK_ACCDET_SWRST_MASK 0x1
- #define BANK_ACCDET_SWRST_MASK_SFT (0x1 << 0)
- /* AFE_UL_DL_CON0 */
- #define AFE_UL_LR_SWAP_SFT 15
- #define AFE_UL_LR_SWAP_MASK 0x1
- #define AFE_UL_LR_SWAP_MASK_SFT (0x1 << 15)
- #define AFE_DL_LR_SWAP_SFT 14
- #define AFE_DL_LR_SWAP_MASK 0x1
- #define AFE_DL_LR_SWAP_MASK_SFT (0x1 << 14)
- #define AFE_ON_SFT 0
- #define AFE_ON_MASK 0x1
- #define AFE_ON_MASK_SFT (0x1 << 0)
- /* AFE_DL_SRC2_CON0_L */
- #define DL_2_SRC_ON_TMP_CTL_PRE_SFT 0
- #define DL_2_SRC_ON_TMP_CTL_PRE_MASK 0x1
- #define DL_2_SRC_ON_TMP_CTL_PRE_MASK_SFT (0x1 << 0)
- /* AFE_UL_SRC_CON0_H */
- #define C_DIGMIC_PHASE_SEL_CH1_CTL_SFT 11
- #define C_DIGMIC_PHASE_SEL_CH1_CTL_MASK 0x7
- #define C_DIGMIC_PHASE_SEL_CH1_CTL_MASK_SFT (0x7 << 11)
- #define C_DIGMIC_PHASE_SEL_CH2_CTL_SFT 8
- #define C_DIGMIC_PHASE_SEL_CH2_CTL_MASK 0x7
- #define C_DIGMIC_PHASE_SEL_CH2_CTL_MASK_SFT (0x7 << 8)
- #define C_TWO_DIGITAL_MIC_CTL_SFT 7
- #define C_TWO_DIGITAL_MIC_CTL_MASK 0x1
- #define C_TWO_DIGITAL_MIC_CTL_MASK_SFT (0x1 << 7)
- /* AFE_UL_SRC_CON0_L */
- #define DMIC_LOW_POWER_MODE_CTL_SFT 14
- #define DMIC_LOW_POWER_MODE_CTL_MASK 0x3
- #define DMIC_LOW_POWER_MODE_CTL_MASK_SFT (0x3 << 14)
- #define DIGMIC_4P33M_SEL_CTL_SFT 6
- #define DIGMIC_4P33M_SEL_CTL_MASK 0x1
- #define DIGMIC_4P33M_SEL_CTL_MASK_SFT (0x1 << 6)
- #define DIGMIC_3P25M_1P625M_SEL_CTL_SFT 5
- #define DIGMIC_3P25M_1P625M_SEL_CTL_MASK 0x1
- #define DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT (0x1 << 5)
- #define UL_LOOP_BACK_MODE_CTL_SFT 2
- #define UL_LOOP_BACK_MODE_CTL_MASK 0x1
- #define UL_LOOP_BACK_MODE_CTL_MASK_SFT (0x1 << 2)
- #define UL_SDM_3_LEVEL_CTL_SFT 1
- #define UL_SDM_3_LEVEL_CTL_MASK 0x1
- #define UL_SDM_3_LEVEL_CTL_MASK_SFT (0x1 << 1)
- #define UL_SRC_ON_TMP_CTL_SFT 0
- #define UL_SRC_ON_TMP_CTL_MASK 0x1
- #define UL_SRC_ON_TMP_CTL_MASK_SFT (0x1 << 0)
- /* AFE_ADDA6_L_SRC_CON0_H */
- #define ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL_SFT 11
- #define ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL_MASK 0x7
- #define ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL_MASK_SFT (0x7 << 11)
- #define ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL_SFT 8
- #define ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL_MASK 0x7
- #define ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL_MASK_SFT (0x7 << 8)
- #define ADDA6_C_TWO_DIGITAL_MIC_CTL_SFT 7
- #define ADDA6_C_TWO_DIGITAL_MIC_CTL_MASK 0x1
- #define ADDA6_C_TWO_DIGITAL_MIC_CTL_MASK_SFT (0x1 << 7)
- /* AFE_ADDA6_UL_SRC_CON0_L */
- #define ADDA6_DMIC_LOW_POWER_MODE_CTL_SFT 14
- #define ADDA6_DMIC_LOW_POWER_MODE_CTL_MASK 0x3
- #define ADDA6_DMIC_LOW_POWER_MODE_CTL_MASK_SFT (0x3 << 14)
- #define ADDA6_DIGMIC_4P33M_SEL_CTL_SFT 6
- #define ADDA6_DIGMIC_4P33M_SEL_CTL_MASK 0x1
- #define ADDA6_DIGMIC_4P33M_SEL_CTL_MASK_SFT (0x1 << 6)
- #define ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_SFT 5
- #define ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_MASK 0x1
- #define ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT (0x1 << 5)
- #define ADDA6_UL_LOOP_BACK_MODE_CTL_SFT 2
- #define ADDA6_UL_LOOP_BACK_MODE_CTL_MASK 0x1
- #define ADDA6_UL_LOOP_BACK_MODE_CTL_MASK_SFT (0x1 << 2)
- #define ADDA6_UL_SDM_3_LEVEL_CTL_SFT 1
- #define ADDA6_UL_SDM_3_LEVEL_CTL_MASK 0x1
- #define ADDA6_UL_SDM_3_LEVEL_CTL_MASK_SFT (0x1 << 1)
- #define ADDA6_UL_SRC_ON_TMP_CTL_SFT 0
- #define ADDA6_UL_SRC_ON_TMP_CTL_MASK 0x1
- #define ADDA6_UL_SRC_ON_TMP_CTL_MASK_SFT (0x1 << 0)
- /* AFE_TOP_CON0 */
- #define ADDA6_MTKAIF_SINE_ON_SFT 4
- #define ADDA6_MTKAIF_SINE_ON_MASK 0x1
- #define ADDA6_MTKAIF_SINE_ON_MASK_SFT (0x1 << 4)
- #define ADDA6_UL_SINE_ON_SFT 3
- #define ADDA6_UL_SINE_ON_MASK 0x1
- #define ADDA6_UL_SINE_ON_MASK_SFT (0x1 << 3)
- #define MTKAIF_SINE_ON_SFT 2
- #define MTKAIF_SINE_ON_MASK 0x1
- #define MTKAIF_SINE_ON_MASK_SFT (0x1 << 2)
- #define UL_SINE_ON_SFT 1
- #define UL_SINE_ON_MASK 0x1
- #define UL_SINE_ON_MASK_SFT (0x1 << 1)
- #define DL_SINE_ON_SFT 0
- #define DL_SINE_ON_MASK 0x1
- #define DL_SINE_ON_MASK_SFT (0x1 << 0)
- /* AUDIO_TOP_CON0 */
- #define PDN_AFE_CTL_SFT 7
- #define PDN_AFE_CTL_MASK 0x1
- #define PDN_AFE_CTL_MASK_SFT (0x1 << 7)
- #define PDN_DAC_CTL_SFT 6
- #define PDN_DAC_CTL_MASK 0x1
- #define PDN_DAC_CTL_MASK_SFT (0x1 << 6)
- #define PDN_ADC_CTL_SFT 5
- #define PDN_ADC_CTL_MASK 0x1
- #define PDN_ADC_CTL_MASK_SFT (0x1 << 5)
- #define PDN_ADDA6_ADC_CTL_SFT 4
- #define PDN_ADDA6_ADC_CTL_MASK 0x1
- #define PDN_ADDA6_ADC_CTL_MASK_SFT (0x1 << 4)
- #define PDN_I2S_DL_CTL_SFT 3
- #define PDN_I2S_DL_CTL_MASK 0x1
- #define PDN_I2S_DL_CTL_MASK_SFT (0x1 << 3)
- #define PWR_CLK_DIS_CTL_SFT 2
- #define PWR_CLK_DIS_CTL_MASK 0x1
- #define PWR_CLK_DIS_CTL_MASK_SFT (0x1 << 2)
- #define PDN_AFE_TESTMODEL_CTL_SFT 1
- #define PDN_AFE_TESTMODEL_CTL_MASK 0x1
- #define PDN_AFE_TESTMODEL_CTL_MASK_SFT (0x1 << 1)
- #define PDN_RESERVED_SFT 0
- #define PDN_RESERVED_MASK 0x1
- #define PDN_RESERVED_MASK_SFT (0x1 << 0)
- /* AFE_MON_DEBUG0 */
- #define AUDIO_SYS_TOP_MON_SWAP_SFT 14
- #define AUDIO_SYS_TOP_MON_SWAP_MASK 0x3
- #define AUDIO_SYS_TOP_MON_SWAP_MASK_SFT (0x3 << 14)
- #define AUDIO_SYS_TOP_MON_SEL_SFT 8
- #define AUDIO_SYS_TOP_MON_SEL_MASK 0x1f
- #define AUDIO_SYS_TOP_MON_SEL_MASK_SFT (0x1f << 8)
- #define AFE_MON_SEL_SFT 0
- #define AFE_MON_SEL_MASK 0xff
- #define AFE_MON_SEL_MASK_SFT (0xff << 0)
- /* AFUNC_AUD_CON0 */
- #define CCI_AUD_ANACK_SEL_SFT 15
- #define CCI_AUD_ANACK_SEL_MASK 0x1
- #define CCI_AUD_ANACK_SEL_MASK_SFT (0x1 << 15)
- #define CCI_AUDIO_FIFO_WPTR_SFT 12
- #define CCI_AUDIO_FIFO_WPTR_MASK 0x7
- #define CCI_AUDIO_FIFO_WPTR_MASK_SFT (0x7 << 12)
- #define CCI_SCRAMBLER_CG_EN_SFT 11
- #define CCI_SCRAMBLER_CG_EN_MASK 0x1
- #define CCI_SCRAMBLER_CG_EN_MASK_SFT (0x1 << 11)
- #define CCI_LCH_INV_SFT 10
- #define CCI_LCH_INV_MASK 0x1
- #define CCI_LCH_INV_MASK_SFT (0x1 << 10)
- #define CCI_RAND_EN_SFT 9
- #define CCI_RAND_EN_MASK 0x1
- #define CCI_RAND_EN_MASK_SFT (0x1 << 9)
- #define CCI_SPLT_SCRMB_CLK_ON_SFT 8
- #define CCI_SPLT_SCRMB_CLK_ON_MASK 0x1
- #define CCI_SPLT_SCRMB_CLK_ON_MASK_SFT (0x1 << 8)
- #define CCI_SPLT_SCRMB_ON_SFT 7
- #define CCI_SPLT_SCRMB_ON_MASK 0x1
- #define CCI_SPLT_SCRMB_ON_MASK_SFT (0x1 << 7)
- #define CCI_AUD_IDAC_TEST_EN_SFT 6
- #define CCI_AUD_IDAC_TEST_EN_MASK 0x1
- #define CCI_AUD_IDAC_TEST_EN_MASK_SFT (0x1 << 6)
- #define CCI_ZERO_PAD_DISABLE_SFT 5
- #define CCI_ZERO_PAD_DISABLE_MASK 0x1
- #define CCI_ZERO_PAD_DISABLE_MASK_SFT (0x1 << 5)
- #define CCI_AUD_SPLIT_TEST_EN_SFT 4
- #define CCI_AUD_SPLIT_TEST_EN_MASK 0x1
- #define CCI_AUD_SPLIT_TEST_EN_MASK_SFT (0x1 << 4)
- #define CCI_AUD_SDM_MUTEL_SFT 3
- #define CCI_AUD_SDM_MUTEL_MASK 0x1
- #define CCI_AUD_SDM_MUTEL_MASK_SFT (0x1 << 3)
- #define CCI_AUD_SDM_MUTER_SFT 2
- #define CCI_AUD_SDM_MUTER_MASK 0x1
- #define CCI_AUD_SDM_MUTER_MASK_SFT (0x1 << 2)
- #define CCI_AUD_SDM_7BIT_SEL_SFT 1
- #define CCI_AUD_SDM_7BIT_SEL_MASK 0x1
- #define CCI_AUD_SDM_7BIT_SEL_MASK_SFT (0x1 << 1)
- #define CCI_SCRAMBLER_EN_SFT 0
- #define CCI_SCRAMBLER_EN_MASK 0x1
- #define CCI_SCRAMBLER_EN_MASK_SFT (0x1 << 0)
- /* AFUNC_AUD_CON1 */
- #define AUD_SDM_TEST_L_SFT 8
- #define AUD_SDM_TEST_L_MASK 0xff
- #define AUD_SDM_TEST_L_MASK_SFT (0xff << 8)
- #define AUD_SDM_TEST_R_SFT 0
- #define AUD_SDM_TEST_R_MASK 0xff
- #define AUD_SDM_TEST_R_MASK_SFT (0xff << 0)
- /* AFUNC_AUD_CON2 */
- #define CCI_AUD_DAC_ANA_MUTE_SFT 7
- #define CCI_AUD_DAC_ANA_MUTE_MASK 0x1
- #define CCI_AUD_DAC_ANA_MUTE_MASK_SFT (0x1 << 7)
- #define CCI_AUD_DAC_ANA_RSTB_SEL_SFT 6
- #define CCI_AUD_DAC_ANA_RSTB_SEL_MASK 0x1
- #define CCI_AUD_DAC_ANA_RSTB_SEL_MASK_SFT (0x1 << 6)
- #define CCI_AUDIO_FIFO_CLKIN_INV_SFT 4
- #define CCI_AUDIO_FIFO_CLKIN_INV_MASK 0x1
- #define CCI_AUDIO_FIFO_CLKIN_INV_MASK_SFT (0x1 << 4)
- #define CCI_AUDIO_FIFO_ENABLE_SFT 3
- #define CCI_AUDIO_FIFO_ENABLE_MASK 0x1
- #define CCI_AUDIO_FIFO_ENABLE_MASK_SFT (0x1 << 3)
- #define CCI_ACD_MODE_SFT 2
- #define CCI_ACD_MODE_MASK 0x1
- #define CCI_ACD_MODE_MASK_SFT (0x1 << 2)
- #define CCI_AFIFO_CLK_PWDB_SFT 1
- #define CCI_AFIFO_CLK_PWDB_MASK 0x1
- #define CCI_AFIFO_CLK_PWDB_MASK_SFT (0x1 << 1)
- #define CCI_ACD_FUNC_RSTB_SFT 0
- #define CCI_ACD_FUNC_RSTB_MASK 0x1
- #define CCI_ACD_FUNC_RSTB_MASK_SFT (0x1 << 0)
- /* AFUNC_AUD_CON3 */
- #define SDM_ANA13M_TESTCK_SEL_SFT 15
- #define SDM_ANA13M_TESTCK_SEL_MASK 0x1
- #define SDM_ANA13M_TESTCK_SEL_MASK_SFT (0x1 << 15)
- #define SDM_ANA13M_TESTCK_SRC_SEL_SFT 12
- #define SDM_ANA13M_TESTCK_SRC_SEL_MASK 0x7
- #define SDM_ANA13M_TESTCK_SRC_SEL_MASK_SFT (0x7 << 12)
- #define SDM_TESTCK_SRC_SEL_SFT 8
- #define SDM_TESTCK_SRC_SEL_MASK 0x7
- #define SDM_TESTCK_SRC_SEL_MASK_SFT (0x7 << 8)
- #define DIGMIC_TESTCK_SRC_SEL_SFT 4
- #define DIGMIC_TESTCK_SRC_SEL_MASK 0x7
- #define DIGMIC_TESTCK_SRC_SEL_MASK_SFT (0x7 << 4)
- #define DIGMIC_TESTCK_SEL_SFT 0
- #define DIGMIC_TESTCK_SEL_MASK 0x1
- #define DIGMIC_TESTCK_SEL_MASK_SFT (0x1 << 0)
- /* AFUNC_AUD_CON4 */
- #define UL_FIFO_WCLK_INV_SFT 8
- #define UL_FIFO_WCLK_INV_MASK 0x1
- #define UL_FIFO_WCLK_INV_MASK_SFT (0x1 << 8)
- #define UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL_SFT 6
- #define UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK 0x1
- #define UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK_SFT (0x1 << 6)
- #define UL_FIFO_WDATA_TESTEN_SFT 5
- #define UL_FIFO_WDATA_TESTEN_MASK 0x1
- #define UL_FIFO_WDATA_TESTEN_MASK_SFT (0x1 << 5)
- #define UL_FIFO_WDATA_TESTSRC_SEL_SFT 4
- #define UL_FIFO_WDATA_TESTSRC_SEL_MASK 0x1
- #define UL_FIFO_WDATA_TESTSRC_SEL_MASK_SFT (0x1 << 4)
- #define UL_FIFO_WCLK_6P5M_TESTCK_SEL_SFT 3
- #define UL_FIFO_WCLK_6P5M_TESTCK_SEL_MASK 0x1
- #define UL_FIFO_WCLK_6P5M_TESTCK_SEL_MASK_SFT (0x1 << 3)
- #define UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_SFT 0
- #define UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK 0x7
- #define UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK_SFT (0x7 << 0)
- /* AFUNC_AUD_CON5 */
- #define R_AUD_DAC_POS_LARGE_MONO_SFT 8
- #define R_AUD_DAC_POS_LARGE_MONO_MASK 0xff
- #define R_AUD_DAC_POS_LARGE_MONO_MASK_SFT (0xff << 8)
- #define R_AUD_DAC_NEG_LARGE_MONO_SFT 0
- #define R_AUD_DAC_NEG_LARGE_MONO_MASK 0xff
- #define R_AUD_DAC_NEG_LARGE_MONO_MASK_SFT (0xff << 0)
- /* AFUNC_AUD_CON6 */
- #define R_AUD_DAC_POS_SMALL_MONO_SFT 12
- #define R_AUD_DAC_POS_SMALL_MONO_MASK 0xf
- #define R_AUD_DAC_POS_SMALL_MONO_MASK_SFT (0xf << 12)
- #define R_AUD_DAC_NEG_SMALL_MONO_SFT 8
- #define R_AUD_DAC_NEG_SMALL_MONO_MASK 0xf
- #define R_AUD_DAC_NEG_SMALL_MONO_MASK_SFT (0xf << 8)
- #define R_AUD_DAC_POS_TINY_MONO_SFT 6
- #define R_AUD_DAC_POS_TINY_MONO_MASK 0x3
- #define R_AUD_DAC_POS_TINY_MONO_MASK_SFT (0x3 << 6)
- #define R_AUD_DAC_NEG_TINY_MONO_SFT 4
- #define R_AUD_DAC_NEG_TINY_MONO_MASK 0x3
- #define R_AUD_DAC_NEG_TINY_MONO_MASK_SFT (0x3 << 4)
- #define R_AUD_DAC_MONO_SEL_SFT 3
- #define R_AUD_DAC_MONO_SEL_MASK 0x1
- #define R_AUD_DAC_MONO_SEL_MASK_SFT (0x1 << 3)
- #define R_AUD_DAC_3TH_SEL_SFT 1
- #define R_AUD_DAC_3TH_SEL_MASK 0x1
- #define R_AUD_DAC_3TH_SEL_MASK_SFT (0x1 << 1)
- #define R_AUD_DAC_SW_RSTB_SFT 0
- #define R_AUD_DAC_SW_RSTB_MASK 0x1
- #define R_AUD_DAC_SW_RSTB_MASK_SFT (0x1 << 0)
- /* AFUNC_AUD_CON7 */
- #define UL2_DIGMIC_TESTCK_SRC_SEL_SFT 10
- #define UL2_DIGMIC_TESTCK_SRC_SEL_MASK 0x7
- #define UL2_DIGMIC_TESTCK_SRC_SEL_MASK_SFT (0x7 << 10)
- #define UL2_DIGMIC_TESTCK_SEL_SFT 9
- #define UL2_DIGMIC_TESTCK_SEL_MASK 0x1
- #define UL2_DIGMIC_TESTCK_SEL_MASK_SFT (0x1 << 9)
- #define UL2_FIFO_WCLK_INV_SFT 8
- #define UL2_FIFO_WCLK_INV_MASK 0x1
- #define UL2_FIFO_WCLK_INV_MASK_SFT (0x1 << 8)
- #define UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL_SFT 6
- #define UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK 0x1
- #define UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK_SFT (0x1 << 6)
- #define UL2_FIFO_WDATA_TESTEN_SFT 5
- #define UL2_FIFO_WDATA_TESTEN_MASK 0x1
- #define UL2_FIFO_WDATA_TESTEN_MASK_SFT (0x1 << 5)
- #define UL2_FIFO_WDATA_TESTSRC_SEL_SFT 4
- #define UL2_FIFO_WDATA_TESTSRC_SEL_MASK 0x1
- #define UL2_FIFO_WDATA_TESTSRC_SEL_MASK_SFT (0x1 << 4)
- #define UL2_FIFO_WCLK_6P5M_TESTCK_SEL_SFT 3
- #define UL2_FIFO_WCLK_6P5M_TESTCK_SEL_MASK 0x1
- #define UL2_FIFO_WCLK_6P5M_TESTCK_SEL_MASK_SFT (0x1 << 3)
- #define UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_SFT 0
- #define UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK 0x7
- #define UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK_SFT (0x7 << 0)
- /* AFUNC_AUD_CON8 */
- #define SPLITTER2_DITHER_EN_SFT 9
- #define SPLITTER2_DITHER_EN_MASK 0x1
- #define SPLITTER2_DITHER_EN_MASK_SFT (0x1 << 9)
- #define SPLITTER1_DITHER_EN_SFT 8
- #define SPLITTER1_DITHER_EN_MASK 0x1
- #define SPLITTER1_DITHER_EN_MASK_SFT (0x1 << 8)
- #define SPLITTER2_DITHER_GAIN_SFT 4
- #define SPLITTER2_DITHER_GAIN_MASK 0xf
- #define SPLITTER2_DITHER_GAIN_MASK_SFT (0xf << 4)
- #define SPLITTER1_DITHER_GAIN_SFT 0
- #define SPLITTER1_DITHER_GAIN_MASK 0xf
- #define SPLITTER1_DITHER_GAIN_MASK_SFT (0xf << 0)
- /* AFUNC_AUD_CON9 */
- #define CCI_AUD_ANACK_SEL_2ND_SFT 15
- #define CCI_AUD_ANACK_SEL_2ND_MASK 0x1
- #define CCI_AUD_ANACK_SEL_2ND_MASK_SFT (0x1 << 15)
- #define CCI_AUDIO_FIFO_WPTR_2ND_SFT 12
- #define CCI_AUDIO_FIFO_WPTR_2ND_MASK 0x7
- #define CCI_AUDIO_FIFO_WPTR_2ND_MASK_SFT (0x7 << 12)
- #define CCI_SCRAMBLER_CG_EN_2ND_SFT 11
- #define CCI_SCRAMBLER_CG_EN_2ND_MASK 0x1
- #define CCI_SCRAMBLER_CG_EN_2ND_MASK_SFT (0x1 << 11)
- #define CCI_LCH_INV_2ND_SFT 10
- #define CCI_LCH_INV_2ND_MASK 0x1
- #define CCI_LCH_INV_2ND_MASK_SFT (0x1 << 10)
- #define CCI_RAND_EN_2ND_SFT 9
- #define CCI_RAND_EN_2ND_MASK 0x1
- #define CCI_RAND_EN_2ND_MASK_SFT (0x1 << 9)
- #define CCI_SPLT_SCRMB_CLK_ON_2ND_SFT 8
- #define CCI_SPLT_SCRMB_CLK_ON_2ND_MASK 0x1
- #define CCI_SPLT_SCRMB_CLK_ON_2ND_MASK_SFT (0x1 << 8)
- #define CCI_SPLT_SCRMB_ON_2ND_SFT 7
- #define CCI_SPLT_SCRMB_ON_2ND_MASK 0x1
- #define CCI_SPLT_SCRMB_ON_2ND_MASK_SFT (0x1 << 7)
- #define CCI_AUD_IDAC_TEST_EN_2ND_SFT 6
- #define CCI_AUD_IDAC_TEST_EN_2ND_MASK 0x1
- #define CCI_AUD_IDAC_TEST_EN_2ND_MASK_SFT (0x1 << 6)
- #define CCI_ZERO_PAD_DISABLE_2ND_SFT 5
- #define CCI_ZERO_PAD_DISABLE_2ND_MASK 0x1
- #define CCI_ZERO_PAD_DISABLE_2ND_MASK_SFT (0x1 << 5)
- #define CCI_AUD_SPLIT_TEST_EN_2ND_SFT 4
- #define CCI_AUD_SPLIT_TEST_EN_2ND_MASK 0x1
- #define CCI_AUD_SPLIT_TEST_EN_2ND_MASK_SFT (0x1 << 4)
- #define CCI_AUD_SDM_MUTEL_2ND_SFT 3
- #define CCI_AUD_SDM_MUTEL_2ND_MASK 0x1
- #define CCI_AUD_SDM_MUTEL_2ND_MASK_SFT (0x1 << 3)
- #define CCI_AUD_SDM_MUTER_2ND_SFT 2
- #define CCI_AUD_SDM_MUTER_2ND_MASK 0x1
- #define CCI_AUD_SDM_MUTER_2ND_MASK_SFT (0x1 << 2)
- #define CCI_AUD_SDM_7BIT_SEL_2ND_SFT 1
- #define CCI_AUD_SDM_7BIT_SEL_2ND_MASK 0x1
- #define CCI_AUD_SDM_7BIT_SEL_2ND_MASK_SFT (0x1 << 1)
- #define CCI_SCRAMBLER_EN_2ND_SFT 0
- #define CCI_SCRAMBLER_EN_2ND_MASK 0x1
- #define CCI_SCRAMBLER_EN_2ND_MASK_SFT (0x1 << 0)
- /* AFUNC_AUD_CON10 */
- #define AUD_SDM_TEST_L_2ND_SFT 8
- #define AUD_SDM_TEST_L_2ND_MASK 0xff
- #define AUD_SDM_TEST_L_2ND_MASK_SFT (0xff << 8)
- #define AUD_SDM_TEST_R_2ND_SFT 0
- #define AUD_SDM_TEST_R_2ND_MASK 0xff
- #define AUD_SDM_TEST_R_2ND_MASK_SFT (0xff << 0)
- /* AFUNC_AUD_CON11 */
- #define CCI_AUD_DAC_ANA_MUTE_2ND_SFT 7
- #define CCI_AUD_DAC_ANA_MUTE_2ND_MASK 0x1
- #define CCI_AUD_DAC_ANA_MUTE_2ND_MASK_SFT (0x1 << 7)
- #define CCI_AUD_DAC_ANA_RSTB_SEL_2ND_SFT 6
- #define CCI_AUD_DAC_ANA_RSTB_SEL_2ND_MASK 0x1
- #define CCI_AUD_DAC_ANA_RSTB_SEL_2ND_MASK_SFT (0x1 << 6)
- #define CCI_AUDIO_FIFO_CLKIN_INV_2ND_SFT 4
- #define CCI_AUDIO_FIFO_CLKIN_INV_2ND_MASK 0x1
- #define CCI_AUDIO_FIFO_CLKIN_INV_2ND_MASK_SFT (0x1 << 4)
- #define CCI_AUDIO_FIFO_ENABLE_2ND_SFT 3
- #define CCI_AUDIO_FIFO_ENABLE_2ND_MASK 0x1
- #define CCI_AUDIO_FIFO_ENABLE_2ND_MASK_SFT (0x1 << 3)
- #define CCI_ACD_MODE_2ND_SFT 2
- #define CCI_ACD_MODE_2ND_MASK 0x1
- #define CCI_ACD_MODE_2ND_MASK_SFT (0x1 << 2)
- #define CCI_AFIFO_CLK_PWDB_2ND_SFT 1
- #define CCI_AFIFO_CLK_PWDB_2ND_MASK 0x1
- #define CCI_AFIFO_CLK_PWDB_2ND_MASK_SFT (0x1 << 1)
- #define CCI_ACD_FUNC_RSTB_2ND_SFT 0
- #define CCI_ACD_FUNC_RSTB_2ND_MASK 0x1
- #define CCI_ACD_FUNC_RSTB_2ND_MASK_SFT (0x1 << 0)
- /* AFUNC_AUD_CON12 */
- #define SPLITTER2_DITHER_EN_2ND_SFT 9
- #define SPLITTER2_DITHER_EN_2ND_MASK 0x1
- #define SPLITTER2_DITHER_EN_2ND_MASK_SFT (0x1 << 9)
- #define SPLITTER1_DITHER_EN_2ND_SFT 8
- #define SPLITTER1_DITHER_EN_2ND_MASK 0x1
- #define SPLITTER1_DITHER_EN_2ND_MASK_SFT (0x1 << 8)
- #define SPLITTER2_DITHER_GAIN_2ND_SFT 4
- #define SPLITTER2_DITHER_GAIN_2ND_MASK 0xf
- #define SPLITTER2_DITHER_GAIN_2ND_MASK_SFT (0xf << 4)
- #define SPLITTER1_DITHER_GAIN_2ND_SFT 0
- #define SPLITTER1_DITHER_GAIN_2ND_MASK 0xf
- #define SPLITTER1_DITHER_GAIN_2ND_MASK_SFT (0xf << 0)
- /* AFUNC_AUD_MON0 */
- #define AUD_SCR_OUT_L_SFT 8
- #define AUD_SCR_OUT_L_MASK 0xff
- #define AUD_SCR_OUT_L_MASK_SFT (0xff << 8)
- #define AUD_SCR_OUT_R_SFT 0
- #define AUD_SCR_OUT_R_MASK 0xff
- #define AUD_SCR_OUT_R_MASK_SFT (0xff << 0)
- /* AFUNC_AUD_MON1 */
- #define AUD_SCR_OUT_L_2ND_SFT 8
- #define AUD_SCR_OUT_L_2ND_MASK 0xff
- #define AUD_SCR_OUT_L_2ND_MASK_SFT (0xff << 8)
- #define AUD_SCR_OUT_R_2ND_SFT 0
- #define AUD_SCR_OUT_R_2ND_MASK 0xff
- #define AUD_SCR_OUT_R_2ND_MASK_SFT (0xff << 0)
- /* AUDRC_TUNE_MON0 */
- #define ASYNC_TEST_OUT_BCK_SFT 15
- #define ASYNC_TEST_OUT_BCK_MASK 0x1
- #define ASYNC_TEST_OUT_BCK_MASK_SFT (0x1 << 15)
- #define RGS_AUDRCTUNE1READ_SFT 8
- #define RGS_AUDRCTUNE1READ_MASK 0x1f
- #define RGS_AUDRCTUNE1READ_MASK_SFT (0x1f << 8)
- #define RGS_AUDRCTUNE0READ_SFT 0
- #define RGS_AUDRCTUNE0READ_MASK 0x1f
- #define RGS_AUDRCTUNE0READ_MASK_SFT (0x1f << 0)
- /* AFE_ADDA_MTKAIF_FIFO_CFG0 */
- #define AFE_RESERVED_SFT 1
- #define AFE_RESERVED_MASK 0x7fff
- #define AFE_RESERVED_MASK_SFT (0x7fff << 1)
- #define RG_MTKAIF_RXIF_FIFO_INTEN_SFT 0
- #define RG_MTKAIF_RXIF_FIFO_INTEN_MASK 0x1
- #define RG_MTKAIF_RXIF_FIFO_INTEN_MASK_SFT (0x1 << 0)
- /* AFE_ADDA_MTKAIF_FIFO_LOG_MON1 */
- #define MTKAIF_RXIF_WR_FULL_STATUS_SFT 1
- #define MTKAIF_RXIF_WR_FULL_STATUS_MASK 0x1
- #define MTKAIF_RXIF_WR_FULL_STATUS_MASK_SFT (0x1 << 1)
- #define MTKAIF_RXIF_RD_EMPTY_STATUS_SFT 0
- #define MTKAIF_RXIF_RD_EMPTY_STATUS_MASK 0x1
- #define MTKAIF_RXIF_RD_EMPTY_STATUS_MASK_SFT (0x1 << 0)
- /* AFE_ADDA_MTKAIF_MON0 */
- #define MTKAIFTX_V3_SYNC_OUT_SFT 15
- #define MTKAIFTX_V3_SYNC_OUT_MASK 0x1
- #define MTKAIFTX_V3_SYNC_OUT_MASK_SFT (0x1 << 15)
- #define MTKAIFTX_V3_SDATA_OUT3_SFT 14
- #define MTKAIFTX_V3_SDATA_OUT3_MASK 0x1
- #define MTKAIFTX_V3_SDATA_OUT3_MASK_SFT (0x1 << 14)
- #define MTKAIFTX_V3_SDATA_OUT2_SFT 13
- #define MTKAIFTX_V3_SDATA_OUT2_MASK 0x1
- #define MTKAIFTX_V3_SDATA_OUT2_MASK_SFT (0x1 << 13)
- #define MTKAIFTX_V3_SDATA_OUT1_SFT 12
- #define MTKAIFTX_V3_SDATA_OUT1_MASK 0x1
- #define MTKAIFTX_V3_SDATA_OUT1_MASK_SFT (0x1 << 12)
- #define MTKAIF_RXIF_FIFO_STATUS_SFT 0
- #define MTKAIF_RXIF_FIFO_STATUS_MASK 0xfff
- #define MTKAIF_RXIF_FIFO_STATUS_MASK_SFT (0xfff << 0)
- /* AFE_ADDA_MTKAIF_MON1 */
- #define MTKAIFRX_V3_SYNC_IN_SFT 15
- #define MTKAIFRX_V3_SYNC_IN_MASK 0x1
- #define MTKAIFRX_V3_SYNC_IN_MASK_SFT (0x1 << 15)
- #define MTKAIFRX_V3_SDATA_IN3_SFT 14
- #define MTKAIFRX_V3_SDATA_IN3_MASK 0x1
- #define MTKAIFRX_V3_SDATA_IN3_MASK_SFT (0x1 << 14)
- #define MTKAIFRX_V3_SDATA_IN2_SFT 13
- #define MTKAIFRX_V3_SDATA_IN2_MASK 0x1
- #define MTKAIFRX_V3_SDATA_IN2_MASK_SFT (0x1 << 13)
- #define MTKAIFRX_V3_SDATA_IN1_SFT 12
- #define MTKAIFRX_V3_SDATA_IN1_MASK 0x1
- #define MTKAIFRX_V3_SDATA_IN1_MASK_SFT (0x1 << 12)
- #define MTKAIF_RXIF_SEARCH_FAIL_FLAG_SFT 11
- #define MTKAIF_RXIF_SEARCH_FAIL_FLAG_MASK 0x1
- #define MTKAIF_RXIF_SEARCH_FAIL_FLAG_MASK_SFT (0x1 << 11)
- #define MTKAIF_RXIF_INVALID_FLAG_SFT 8
- #define MTKAIF_RXIF_INVALID_FLAG_MASK 0x1
- #define MTKAIF_RXIF_INVALID_FLAG_MASK_SFT (0x1 << 8)
- #define MTKAIF_RXIF_INVALID_CYCLE_SFT 0
- #define MTKAIF_RXIF_INVALID_CYCLE_MASK 0xff
- #define MTKAIF_RXIF_INVALID_CYCLE_MASK_SFT (0xff << 0)
- /* AFE_ADDA_MTKAIF_MON2 */
- #define MTKAIF_TXIF_IN_CH2_SFT 8
- #define MTKAIF_TXIF_IN_CH2_MASK 0xff
- #define MTKAIF_TXIF_IN_CH2_MASK_SFT (0xff << 8)
- #define MTKAIF_TXIF_IN_CH1_SFT 0
- #define MTKAIF_TXIF_IN_CH1_MASK 0xff
- #define MTKAIF_TXIF_IN_CH1_MASK_SFT (0xff << 0)
- /* AFE_ADDA6_MTKAIF_MON3 */
- #define ADDA6_MTKAIF_TXIF_IN_CH2_SFT 8
- #define ADDA6_MTKAIF_TXIF_IN_CH2_MASK 0xff
- #define ADDA6_MTKAIF_TXIF_IN_CH2_MASK_SFT (0xff << 8)
- #define ADDA6_MTKAIF_TXIF_IN_CH1_SFT 0
- #define ADDA6_MTKAIF_TXIF_IN_CH1_MASK 0xff
- #define ADDA6_MTKAIF_TXIF_IN_CH1_MASK_SFT (0xff << 0)
- /* AFE_ADDA_MTKAIF_MON4 */
- #define MTKAIF_RXIF_OUT_CH2_SFT 8
- #define MTKAIF_RXIF_OUT_CH2_MASK 0xff
- #define MTKAIF_RXIF_OUT_CH2_MASK_SFT (0xff << 8)
- #define MTKAIF_RXIF_OUT_CH1_SFT 0
- #define MTKAIF_RXIF_OUT_CH1_MASK 0xff
- #define MTKAIF_RXIF_OUT_CH1_MASK_SFT (0xff << 0)
- /* AFE_ADDA_MTKAIF_MON5 */
- #define MTKAIF_RXIF_OUT_CH3_SFT 0
- #define MTKAIF_RXIF_OUT_CH3_MASK 0xff
- #define MTKAIF_RXIF_OUT_CH3_MASK_SFT (0xff << 0)
- /* AFE_ADDA_MTKAIF_CFG0 */
- #define RG_MTKAIF_RXIF_CLKINV_SFT 15
- #define RG_MTKAIF_RXIF_CLKINV_MASK 0x1
- #define RG_MTKAIF_RXIF_CLKINV_MASK_SFT (0x1 << 15)
- #define RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_SFT 9
- #define RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_MASK 0x1
- #define RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_MASK_SFT (0x1 << 9)
- #define RG_MTKAIF_RXIF_PROTOCOL2_SFT 8
- #define RG_MTKAIF_RXIF_PROTOCOL2_MASK 0x1
- #define RG_MTKAIF_RXIF_PROTOCOL2_MASK_SFT (0x1 << 8)
- #define RG_MTKAIF_BYPASS_SRC_MODE_SFT 6
- #define RG_MTKAIF_BYPASS_SRC_MODE_MASK 0x3
- #define RG_MTKAIF_BYPASS_SRC_MODE_MASK_SFT (0x3 << 6)
- #define RG_MTKAIF_BYPASS_SRC_TEST_SFT 5
- #define RG_MTKAIF_BYPASS_SRC_TEST_MASK 0x1
- #define RG_MTKAIF_BYPASS_SRC_TEST_MASK_SFT (0x1 << 5)
- #define RG_MTKAIF_TXIF_PROTOCOL2_SFT 4
- #define RG_MTKAIF_TXIF_PROTOCOL2_MASK 0x1
- #define RG_MTKAIF_TXIF_PROTOCOL2_MASK_SFT (0x1 << 4)
- #define RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5_SFT 3
- #define RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5_MASK 0x1
- #define RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5_MASK_SFT (0x1 << 3)
- #define RG_MTKAIF_PMIC_TXIF_8TO5_SFT 2
- #define RG_MTKAIF_PMIC_TXIF_8TO5_MASK 0x1
- #define RG_MTKAIF_PMIC_TXIF_8TO5_MASK_SFT (0x1 << 2)
- #define RG_MTKAIF_LOOPBACK_TEST2_SFT 1
- #define RG_MTKAIF_LOOPBACK_TEST2_MASK 0x1
- #define RG_MTKAIF_LOOPBACK_TEST2_MASK_SFT (0x1 << 1)
- #define RG_MTKAIF_LOOPBACK_TEST1_SFT 0
- #define RG_MTKAIF_LOOPBACK_TEST1_MASK 0x1
- #define RG_MTKAIF_LOOPBACK_TEST1_MASK_SFT (0x1 << 0)
- /* AFE_ADDA_MTKAIF_RX_CFG0 */
- #define RG_MTKAIF_RXIF_VOICE_MODE_SFT 12
- #define RG_MTKAIF_RXIF_VOICE_MODE_MASK 0xf
- #define RG_MTKAIF_RXIF_VOICE_MODE_MASK_SFT (0xf << 12)
- #define RG_MTKAIF_RXIF_DATA_BIT_SFT 8
- #define RG_MTKAIF_RXIF_DATA_BIT_MASK 0x7
- #define RG_MTKAIF_RXIF_DATA_BIT_MASK_SFT (0x7 << 8)
- #define RG_MTKAIF_RXIF_FIFO_RSP_SFT 4
- #define RG_MTKAIF_RXIF_FIFO_RSP_MASK 0x7
- #define RG_MTKAIF_RXIF_FIFO_RSP_MASK_SFT (0x7 << 4)
- #define RG_MTKAIF_RXIF_DETECT_ON_SFT 3
- #define RG_MTKAIF_RXIF_DETECT_ON_MASK 0x1
- #define RG_MTKAIF_RXIF_DETECT_ON_MASK_SFT (0x1 << 3)
- #define RG_MTKAIF_RXIF_DATA_MODE_SFT 0
- #define RG_MTKAIF_RXIF_DATA_MODE_MASK 0x1
- #define RG_MTKAIF_RXIF_DATA_MODE_MASK_SFT (0x1 << 0)
- /* AFE_ADDA_MTKAIF_RX_CFG1 */
- #define RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE_SFT 12
- #define RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE_MASK 0xf
- #define RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE_MASK_SFT (0xf << 12)
- #define RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND_SFT 8
- #define RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND_MASK 0xf
- #define RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND_MASK_SFT (0xf << 8)
- #define RG_MTKAIF_RXIF_SYNC_CHECK_ROUND_SFT 4
- #define RG_MTKAIF_RXIF_SYNC_CHECK_ROUND_MASK 0xf
- #define RG_MTKAIF_RXIF_SYNC_CHECK_ROUND_MASK_SFT (0xf << 4)
- #define RG_MTKAIF_RXIF_VOICE_MODE_PROTOCOL2_SFT 0
- #define RG_MTKAIF_RXIF_VOICE_MODE_PROTOCOL2_MASK 0xf
- #define RG_MTKAIF_RXIF_VOICE_MODE_PROTOCOL2_MASK_SFT (0xf << 0)
- /* AFE_ADDA_MTKAIF_RX_CFG2 */
- #define RG_MTKAIF_RXIF_P2_INPUT_SEL_SFT 15
- #define RG_MTKAIF_RXIF_P2_INPUT_SEL_MASK 0x1
- #define RG_MTKAIF_RXIF_P2_INPUT_SEL_MASK_SFT (0x1 << 15)
- #define RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE_SFT 14
- #define RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE_MASK 0x1
- #define RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE_MASK_SFT (0x1 << 14)
- #define RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE_SFT 13
- #define RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE_MASK 0x1
- #define RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE_MASK_SFT (0x1 << 13)
- #define RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL_SFT 12
- #define RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL_MASK 0x1
- #define RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL_MASK_SFT (0x1 << 12)
- #define RG_MTKAIF_RXIF_SYNC_CNT_TABLE_SFT 0
- #define RG_MTKAIF_RXIF_SYNC_CNT_TABLE_MASK 0xfff
- #define RG_MTKAIF_RXIF_SYNC_CNT_TABLE_MASK_SFT (0xfff << 0)
- /* AFE_ADDA_MTKAIF_RX_CFG3 */
- #define RG_MTKAIF_RXIF_LOOPBACK_USE_NLE_SFT 7
- #define RG_MTKAIF_RXIF_LOOPBACK_USE_NLE_MASK 0x1
- #define RG_MTKAIF_RXIF_LOOPBACK_USE_NLE_MASK_SFT (0x1 << 7)
- #define RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_SFT 4
- #define RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK 0x7
- #define RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK_SFT (0x7 << 4)
- #define RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2_SFT 3
- #define RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK 0x1
- #define RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK_SFT (0x1 << 3)
- /* AFE_ADDA_MTKAIF_SYNCWORD_CFG0 */
- #define RG_MTKAIF_RX_SYNC_WORD2_SFT 4
- #define RG_MTKAIF_RX_SYNC_WORD2_MASK 0x7
- #define RG_MTKAIF_RX_SYNC_WORD2_MASK_SFT (0x7 << 4)
- #define RG_MTKAIF_RX_SYNC_WORD1_SFT 0
- #define RG_MTKAIF_RX_SYNC_WORD1_MASK 0x7
- #define RG_MTKAIF_RX_SYNC_WORD1_MASK_SFT (0x7 << 0)
- /* AFE_ADDA_MTKAIF_SYNCWORD_CFG1 */
- #define RG_ADDA6_MTKAIF_TX_SYNC_WORD2_SFT 12
- #define RG_ADDA6_MTKAIF_TX_SYNC_WORD2_MASK 0x7
- #define RG_ADDA6_MTKAIF_TX_SYNC_WORD2_MASK_SFT (0x7 << 12)
- #define RG_ADDA6_MTKAIF_TX_SYNC_WORD1_SFT 8
- #define RG_ADDA6_MTKAIF_TX_SYNC_WORD1_MASK 0x7
- #define RG_ADDA6_MTKAIF_TX_SYNC_WORD1_MASK_SFT (0x7 << 8)
- #define RG_ADDA_MTKAIF_TX_SYNC_WORD2_SFT 4
- #define RG_ADDA_MTKAIF_TX_SYNC_WORD2_MASK 0x7
- #define RG_ADDA_MTKAIF_TX_SYNC_WORD2_MASK_SFT (0x7 << 4)
- #define RG_ADDA_MTKAIF_TX_SYNC_WORD1_SFT 0
- #define RG_ADDA_MTKAIF_TX_SYNC_WORD1_MASK 0x7
- #define RG_ADDA_MTKAIF_TX_SYNC_WORD1_MASK_SFT (0x7 << 0)
- /* AFE_SGEN_CFG0 */
- #define SGEN_AMP_DIV_CH1_CTL_SFT 12
- #define SGEN_AMP_DIV_CH1_CTL_MASK 0xf
- #define SGEN_AMP_DIV_CH1_CTL_MASK_SFT (0xf << 12)
- #define SGEN_DAC_EN_CTL_SFT 7
- #define SGEN_DAC_EN_CTL_MASK 0x1
- #define SGEN_DAC_EN_CTL_MASK_SFT (0x1 << 7)
- #define SGEN_MUTE_SW_CTL_SFT 6
- #define SGEN_MUTE_SW_CTL_MASK 0x1
- #define SGEN_MUTE_SW_CTL_MASK_SFT (0x1 << 6)
- #define R_AUD_SDM_MUTE_L_SFT 5
- #define R_AUD_SDM_MUTE_L_MASK 0x1
- #define R_AUD_SDM_MUTE_L_MASK_SFT (0x1 << 5)
- #define R_AUD_SDM_MUTE_R_SFT 4
- #define R_AUD_SDM_MUTE_R_MASK 0x1
- #define R_AUD_SDM_MUTE_R_MASK_SFT (0x1 << 4)
- #define R_AUD_SDM_MUTE_L_2ND_SFT 3
- #define R_AUD_SDM_MUTE_L_2ND_MASK 0x1
- #define R_AUD_SDM_MUTE_L_2ND_MASK_SFT (0x1 << 3)
- #define R_AUD_SDM_MUTE_R_2ND_SFT 2
- #define R_AUD_SDM_MUTE_R_2ND_MASK 0x1
- #define R_AUD_SDM_MUTE_R_2ND_MASK_SFT (0x1 << 2)
- /* AFE_SGEN_CFG1 */
- #define C_SGEN_RCH_INV_5BIT_SFT 15
- #define C_SGEN_RCH_INV_5BIT_MASK 0x1
- #define C_SGEN_RCH_INV_5BIT_MASK_SFT (0x1 << 15)
- #define C_SGEN_RCH_INV_8BIT_SFT 14
- #define C_SGEN_RCH_INV_8BIT_MASK 0x1
- #define C_SGEN_RCH_INV_8BIT_MASK_SFT (0x1 << 14)
- #define SGEN_FREQ_DIV_CH1_CTL_SFT 0
- #define SGEN_FREQ_DIV_CH1_CTL_MASK 0x1f
- #define SGEN_FREQ_DIV_CH1_CTL_MASK_SFT (0x1f << 0)
- /* AFE_ADC_ASYNC_FIFO_CFG */
- #define RG_UL_ASYNC_FIFO_SOFT_RST_EN_SFT 5
- #define RG_UL_ASYNC_FIFO_SOFT_RST_EN_MASK 0x1
- #define RG_UL_ASYNC_FIFO_SOFT_RST_EN_MASK_SFT (0x1 << 5)
- #define RG_UL_ASYNC_FIFO_SOFT_RST_SFT 4
- #define RG_UL_ASYNC_FIFO_SOFT_RST_MASK 0x1
- #define RG_UL_ASYNC_FIFO_SOFT_RST_MASK_SFT (0x1 << 4)
- #define RG_AMIC_UL_ADC_CLK_SEL_SFT 1
- #define RG_AMIC_UL_ADC_CLK_SEL_MASK 0x1
- #define RG_AMIC_UL_ADC_CLK_SEL_MASK_SFT (0x1 << 1)
- /* AFE_ADC_ASYNC_FIFO_CFG1 */
- #define RG_UL2_ASYNC_FIFO_SOFT_RST_EN_SFT 5
- #define RG_UL2_ASYNC_FIFO_SOFT_RST_EN_MASK 0x1
- #define RG_UL2_ASYNC_FIFO_SOFT_RST_EN_MASK_SFT (0x1 << 5)
- #define RG_UL2_ASYNC_FIFO_SOFT_RST_SFT 4
- #define RG_UL2_ASYNC_FIFO_SOFT_RST_MASK 0x1
- #define RG_UL2_ASYNC_FIFO_SOFT_RST_MASK_SFT (0x1 << 4)
- /* AFE_DCCLK_CFG0 */
- #define DCCLK_DIV_SFT 5
- #define DCCLK_DIV_MASK 0x7ff
- #define DCCLK_DIV_MASK_SFT (0x7ff << 5)
- #define DCCLK_INV_SFT 4
- #define DCCLK_INV_MASK 0x1
- #define DCCLK_INV_MASK_SFT (0x1 << 4)
- #define DCCLK_REF_CK_SEL_SFT 2
- #define DCCLK_REF_CK_SEL_MASK 0x3
- #define DCCLK_REF_CK_SEL_MASK_SFT (0x3 << 2)
- #define DCCLK_PDN_SFT 1
- #define DCCLK_PDN_MASK 0x1
- #define DCCLK_PDN_MASK_SFT (0x1 << 1)
- #define DCCLK_GEN_ON_SFT 0
- #define DCCLK_GEN_ON_MASK 0x1
- #define DCCLK_GEN_ON_MASK_SFT (0x1 << 0)
- /* AFE_DCCLK_CFG1 */
- #define RESYNC_SRC_SEL_SFT 10
- #define RESYNC_SRC_SEL_MASK 0x3
- #define RESYNC_SRC_SEL_MASK_SFT (0x3 << 10)
- #define RESYNC_SRC_CK_INV_SFT 9
- #define RESYNC_SRC_CK_INV_MASK 0x1
- #define RESYNC_SRC_CK_INV_MASK_SFT (0x1 << 9)
- #define DCCLK_RESYNC_BYPASS_SFT 8
- #define DCCLK_RESYNC_BYPASS_MASK 0x1
- #define DCCLK_RESYNC_BYPASS_MASK_SFT (0x1 << 8)
- #define DCCLK_PHASE_SEL_SFT 4
- #define DCCLK_PHASE_SEL_MASK 0xf
- #define DCCLK_PHASE_SEL_MASK_SFT (0xf << 4)
- /* AUDIO_DIG_CFG */
- #define RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_SFT 15
- #define RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK 0x1
- #define RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK_SFT (0x1 << 15)
- #define RG_AUD_PAD_TOP_PHASE_MODE2_SFT 8
- #define RG_AUD_PAD_TOP_PHASE_MODE2_MASK 0x7f
- #define RG_AUD_PAD_TOP_PHASE_MODE2_MASK_SFT (0x7f << 8)
- #define RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_SFT 7
- #define RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK 0x1
- #define RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK_SFT (0x1 << 7)
- #define RG_AUD_PAD_TOP_PHASE_MODE_SFT 0
- #define RG_AUD_PAD_TOP_PHASE_MODE_MASK 0x7f
- #define RG_AUD_PAD_TOP_PHASE_MODE_MASK_SFT (0x7f << 0)
- /* AUDIO_DIG_CFG1 */
- #define RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_SFT 7
- #define RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK 0x1
- #define RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK_SFT (0x1 << 7)
- #define RG_AUD_PAD_TOP_PHASE_MODE3_SFT 0
- #define RG_AUD_PAD_TOP_PHASE_MODE3_MASK 0x7f
- #define RG_AUD_PAD_TOP_PHASE_MODE3_MASK_SFT (0x7f << 0)
- /* AFE_AUD_PAD_TOP */
- #define RG_AUD_PAD_TOP_TX_FIFO_RSP_SFT 12
- #define RG_AUD_PAD_TOP_TX_FIFO_RSP_MASK 0x7
- #define RG_AUD_PAD_TOP_TX_FIFO_RSP_MASK_SFT (0x7 << 12)
- #define RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2_SFT 11
- #define RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2_MASK 0x1
- #define RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2_MASK_SFT (0x1 << 11)
- #define RG_AUD_PAD_TOP_TX_FIFO_ON_SFT 8
- #define RG_AUD_PAD_TOP_TX_FIFO_ON_MASK 0x1
- #define RG_AUD_PAD_TOP_TX_FIFO_ON_MASK_SFT (0x1 << 8)
- /* AFE_AUD_PAD_TOP_MON */
- #define ADDA_AUD_PAD_TOP_MON_SFT 0
- #define ADDA_AUD_PAD_TOP_MON_MASK 0xffff
- #define ADDA_AUD_PAD_TOP_MON_MASK_SFT (0xffff << 0)
- /* AFE_AUD_PAD_TOP_MON1 */
- #define ADDA_AUD_PAD_TOP_MON1_SFT 0
- #define ADDA_AUD_PAD_TOP_MON1_MASK 0xffff
- #define ADDA_AUD_PAD_TOP_MON1_MASK_SFT (0xffff << 0)
- /* AFE_AUD_PAD_TOP_MON2 */
- #define ADDA_AUD_PAD_TOP_MON2_SFT 0
- #define ADDA_AUD_PAD_TOP_MON2_MASK 0xffff
- #define ADDA_AUD_PAD_TOP_MON2_MASK_SFT (0xffff << 0)
- /* AFE_DL_NLE_CFG */
- #define NLE_RCH_HPGAIN_SEL_SFT 10
- #define NLE_RCH_HPGAIN_SEL_MASK 0x1
- #define NLE_RCH_HPGAIN_SEL_MASK_SFT (0x1 << 10)
- #define NLE_RCH_CH_SEL_SFT 9
- #define NLE_RCH_CH_SEL_MASK 0x1
- #define NLE_RCH_CH_SEL_MASK_SFT (0x1 << 9)
- #define NLE_RCH_ON_SFT 8
- #define NLE_RCH_ON_MASK 0x1
- #define NLE_RCH_ON_MASK_SFT (0x1 << 8)
- #define NLE_LCH_HPGAIN_SEL_SFT 2
- #define NLE_LCH_HPGAIN_SEL_MASK 0x1
- #define NLE_LCH_HPGAIN_SEL_MASK_SFT (0x1 << 2)
- #define NLE_LCH_CH_SEL_SFT 1
- #define NLE_LCH_CH_SEL_MASK 0x1
- #define NLE_LCH_CH_SEL_MASK_SFT (0x1 << 1)
- #define NLE_LCH_ON_SFT 0
- #define NLE_LCH_ON_MASK 0x1
- #define NLE_LCH_ON_MASK_SFT (0x1 << 0)
- /* AFE_DL_NLE_MON */
- #define NLE_MONITOR_SFT 0
- #define NLE_MONITOR_MASK 0x3fff
- #define NLE_MONITOR_MASK_SFT (0x3fff << 0)
- /* AFE_CG_EN_MON */
- #define CK_CG_EN_MON_SFT 0
- #define CK_CG_EN_MON_MASK 0x3f
- #define CK_CG_EN_MON_MASK_SFT (0x3f << 0)
- /* AFE_MIC_ARRAY_CFG */
- #define RG_AMIC_ADC1_SOURCE_SEL_SFT 10
- #define RG_AMIC_ADC1_SOURCE_SEL_MASK 0x3
- #define RG_AMIC_ADC1_SOURCE_SEL_MASK_SFT (0x3 << 10)
- #define RG_AMIC_ADC2_SOURCE_SEL_SFT 8
- #define RG_AMIC_ADC2_SOURCE_SEL_MASK 0x3
- #define RG_AMIC_ADC2_SOURCE_SEL_MASK_SFT (0x3 << 8)
- #define RG_AMIC_ADC3_SOURCE_SEL_SFT 6
- #define RG_AMIC_ADC3_SOURCE_SEL_MASK 0x3
- #define RG_AMIC_ADC3_SOURCE_SEL_MASK_SFT (0x3 << 6)
- #define RG_DMIC_ADC1_SOURCE_SEL_SFT 4
- #define RG_DMIC_ADC1_SOURCE_SEL_MASK 0x3
- #define RG_DMIC_ADC1_SOURCE_SEL_MASK_SFT (0x3 << 4)
- #define RG_DMIC_ADC2_SOURCE_SEL_SFT 2
- #define RG_DMIC_ADC2_SOURCE_SEL_MASK 0x3
- #define RG_DMIC_ADC2_SOURCE_SEL_MASK_SFT (0x3 << 2)
- #define RG_DMIC_ADC3_SOURCE_SEL_SFT 0
- #define RG_DMIC_ADC3_SOURCE_SEL_MASK 0x3
- #define RG_DMIC_ADC3_SOURCE_SEL_MASK_SFT (0x3 << 0)
- /* AFE_CHOP_CFG0 */
- #define RG_CHOP_DIV_SEL_SFT 4
- #define RG_CHOP_DIV_SEL_MASK 0x1f
- #define RG_CHOP_DIV_SEL_MASK_SFT (0x1f << 4)
- #define RG_CHOP_DIV_EN_SFT 0
- #define RG_CHOP_DIV_EN_MASK 0x1
- #define RG_CHOP_DIV_EN_MASK_SFT (0x1 << 0)
- /* AFE_MTKAIF_MUX_CFG */
- #define RG_ADDA6_EN_SEL_SFT 12
- #define RG_ADDA6_EN_SEL_MASK 0x1
- #define RG_ADDA6_EN_SEL_MASK_SFT (0x1 << 12)
- #define RG_ADDA6_CH2_SEL_SFT 10
- #define RG_ADDA6_CH2_SEL_MASK 0x3
- #define RG_ADDA6_CH2_SEL_MASK_SFT (0x3 << 10)
- #define RG_ADDA6_CH1_SEL_SFT 8
- #define RG_ADDA6_CH1_SEL_MASK 0x3
- #define RG_ADDA6_CH1_SEL_MASK_SFT (0x3 << 8)
- #define RG_ADDA_EN_SEL_SFT 4
- #define RG_ADDA_EN_SEL_MASK 0x1
- #define RG_ADDA_EN_SEL_MASK_SFT (0x1 << 4)
- #define RG_ADDA_CH2_SEL_SFT 2
- #define RG_ADDA_CH2_SEL_MASK 0x3
- #define RG_ADDA_CH2_SEL_MASK_SFT (0x3 << 2)
- #define RG_ADDA_CH1_SEL_SFT 0
- #define RG_ADDA_CH1_SEL_MASK 0x3
- #define RG_ADDA_CH1_SEL_MASK_SFT (0x3 << 0)
- /* AFE_PMIC_NEWIF_CFG3 */
- #define RG_UP8X_SYNC_WORD_SFT 0
- #define RG_UP8X_SYNC_WORD_MASK 0xffff
- #define RG_UP8X_SYNC_WORD_MASK_SFT (0xffff << 0)
- /* AFE_NCP_CFG0 */
- #define RG_NCP_CK1_VALID_CNT_SFT 9
- #define RG_NCP_CK1_VALID_CNT_MASK 0x7f
- #define RG_NCP_CK1_VALID_CNT_MASK_SFT (0x7f << 9)
- #define RG_NCP_ADITH_SFT 8
- #define RG_NCP_ADITH_MASK 0x1
- #define RG_NCP_ADITH_MASK_SFT (0x1 << 8)
- #define RG_NCP_DITHER_EN_SFT 7
- #define RG_NCP_DITHER_EN_MASK 0x1
- #define RG_NCP_DITHER_EN_MASK_SFT (0x1 << 7)
- #define RG_NCP_DITHER_FIXED_CK0_ACK1_2P_SFT 4
- #define RG_NCP_DITHER_FIXED_CK0_ACK1_2P_MASK 0x7
- #define RG_NCP_DITHER_FIXED_CK0_ACK1_2P_MASK_SFT (0x7 << 4)
- #define RG_NCP_DITHER_FIXED_CK0_ACK2_2P_SFT 1
- #define RG_NCP_DITHER_FIXED_CK0_ACK2_2P_MASK 0x7
- #define RG_NCP_DITHER_FIXED_CK0_ACK2_2P_MASK_SFT (0x7 << 1)
- #define RG_NCP_ON_SFT 0
- #define RG_NCP_ON_MASK 0x1
- #define RG_NCP_ON_MASK_SFT (0x1 << 0)
- /* AFE_NCP_CFG1 */
- #define RG_XY_VAL_CFG_EN_SFT 15
- #define RG_XY_VAL_CFG_EN_MASK 0x1
- #define RG_XY_VAL_CFG_EN_MASK_SFT (0x1 << 15)
- #define RG_X_VAL_CFG_SFT 8
- #define RG_X_VAL_CFG_MASK 0x7f
- #define RG_X_VAL_CFG_MASK_SFT (0x7f << 8)
- #define RG_Y_VAL_CFG_SFT 0
- #define RG_Y_VAL_CFG_MASK 0x7f
- #define RG_Y_VAL_CFG_MASK_SFT (0x7f << 0)
- /* AFE_NCP_CFG2 */
- #define RG_NCP_NONCLK_SET_SFT 1
- #define RG_NCP_NONCLK_SET_MASK 0x1
- #define RG_NCP_NONCLK_SET_MASK_SFT (0x1 << 1)
- #define RG_NCP_PDDIS_EN_SFT 0
- #define RG_NCP_PDDIS_EN_MASK 0x1
- #define RG_NCP_PDDIS_EN_MASK_SFT (0x1 << 0)
- /* AUDENC_ANA_CON0 */
- #define RG_AUDPREAMPLON_SFT 0
- #define RG_AUDPREAMPLON_MASK 0x1
- #define RG_AUDPREAMPLON_MASK_SFT (0x1 << 0)
- #define RG_AUDPREAMPLDCCEN_SFT 1
- #define RG_AUDPREAMPLDCCEN_MASK 0x1
- #define RG_AUDPREAMPLDCCEN_MASK_SFT (0x1 << 1)
- #define RG_AUDPREAMPLDCPRECHARGE_SFT 2
- #define RG_AUDPREAMPLDCPRECHARGE_MASK 0x1
- #define RG_AUDPREAMPLDCPRECHARGE_MASK_SFT (0x1 << 2)
- #define RG_AUDPREAMPLPGATEST_SFT 3
- #define RG_AUDPREAMPLPGATEST_MASK 0x1
- #define RG_AUDPREAMPLPGATEST_MASK_SFT (0x1 << 3)
- #define RG_AUDPREAMPLVSCALE_SFT 4
- #define RG_AUDPREAMPLVSCALE_MASK 0x3
- #define RG_AUDPREAMPLVSCALE_MASK_SFT (0x3 << 4)
- #define RG_AUDPREAMPLINPUTSEL_SFT 6
- #define RG_AUDPREAMPLINPUTSEL_MASK 0x3
- #define RG_AUDPREAMPLINPUTSEL_MASK_SFT (0x3 << 6)
- #define RG_AUDPREAMPLGAIN_SFT 8
- #define RG_AUDPREAMPLGAIN_MASK 0x7
- #define RG_AUDPREAMPLGAIN_MASK_SFT (0x7 << 8)
- #define RG_BULKL_VCM_EN_SFT 11
- #define RG_BULKL_VCM_EN_MASK 0x1
- #define RG_BULKL_VCM_EN_MASK_SFT (0x1 << 11)
- #define RG_AUDADCLPWRUP_SFT 12
- #define RG_AUDADCLPWRUP_MASK 0x1
- #define RG_AUDADCLPWRUP_MASK_SFT (0x1 << 12)
- #define RG_AUDADCLINPUTSEL_SFT 13
- #define RG_AUDADCLINPUTSEL_MASK 0x3
- #define RG_AUDADCLINPUTSEL_MASK_SFT (0x3 << 13)
- /* AUDENC_ANA_CON1 */
- #define RG_AUDPREAMPRON_SFT 0
- #define RG_AUDPREAMPRON_MASK 0x1
- #define RG_AUDPREAMPRON_MASK_SFT (0x1 << 0)
- #define RG_AUDPREAMPRDCCEN_SFT 1
- #define RG_AUDPREAMPRDCCEN_MASK 0x1
- #define RG_AUDPREAMPRDCCEN_MASK_SFT (0x1 << 1)
- #define RG_AUDPREAMPRDCPRECHARGE_SFT 2
- #define RG_AUDPREAMPRDCPRECHARGE_MASK 0x1
- #define RG_AUDPREAMPRDCPRECHARGE_MASK_SFT (0x1 << 2)
- #define RG_AUDPREAMPRPGATEST_SFT 3
- #define RG_AUDPREAMPRPGATEST_MASK 0x1
- #define RG_AUDPREAMPRPGATEST_MASK_SFT (0x1 << 3)
- #define RG_AUDPREAMPRVSCALE_SFT 4
- #define RG_AUDPREAMPRVSCALE_MASK 0x3
- #define RG_AUDPREAMPRVSCALE_MASK_SFT (0x3 << 4)
- #define RG_AUDPREAMPRINPUTSEL_SFT 6
- #define RG_AUDPREAMPRINPUTSEL_MASK 0x3
- #define RG_AUDPREAMPRINPUTSEL_MASK_SFT (0x3 << 6)
- #define RG_AUDPREAMPRGAIN_SFT 8
- #define RG_AUDPREAMPRGAIN_MASK 0x7
- #define RG_AUDPREAMPRGAIN_MASK_SFT (0x7 << 8)
- #define RG_BULKR_VCM_EN_SFT 11
- #define RG_BULKR_VCM_EN_MASK 0x1
- #define RG_BULKR_VCM_EN_MASK_SFT (0x1 << 11)
- #define RG_AUDADCRPWRUP_SFT 12
- #define RG_AUDADCRPWRUP_MASK 0x1
- #define RG_AUDADCRPWRUP_MASK_SFT (0x1 << 12)
- #define RG_AUDADCRINPUTSEL_SFT 13
- #define RG_AUDADCRINPUTSEL_MASK 0x3
- #define RG_AUDADCRINPUTSEL_MASK_SFT (0x3 << 13)
- /* AUDENC_ANA_CON2 */
- #define RG_AUDPREAMP3ON_SFT 0
- #define RG_AUDPREAMP3ON_MASK 0x1
- #define RG_AUDPREAMP3ON_MASK_SFT (0x1 << 0)
- #define RG_AUDPREAMP3DCCEN_SFT 1
- #define RG_AUDPREAMP3DCCEN_MASK 0x1
- #define RG_AUDPREAMP3DCCEN_MASK_SFT (0x1 << 1)
- #define RG_AUDPREAMP3DCPRECHARGE_SFT 2
- #define RG_AUDPREAMP3DCPRECHARGE_MASK 0x1
- #define RG_AUDPREAMP3DCPRECHARGE_MASK_SFT (0x1 << 2)
- #define RG_AUDPREAMP3PGATEST_SFT 3
- #define RG_AUDPREAMP3PGATEST_MASK 0x1
- #define RG_AUDPREAMP3PGATEST_MASK_SFT (0x1 << 3)
- #define RG_AUDPREAMP3VSCALE_SFT 4
- #define RG_AUDPREAMP3VSCALE_MASK 0x3
- #define RG_AUDPREAMP3VSCALE_MASK_SFT (0x3 << 4)
- #define RG_AUDPREAMP3INPUTSEL_SFT 6
- #define RG_AUDPREAMP3INPUTSEL_MASK 0x3
- #define RG_AUDPREAMP3INPUTSEL_MASK_SFT (0x3 << 6)
- #define RG_AUDPREAMP3GAIN_SFT 8
- #define RG_AUDPREAMP3GAIN_MASK 0x7
- #define RG_AUDPREAMP3GAIN_MASK_SFT (0x7 << 8)
- #define RG_BULK3_VCM_EN_SFT 11
- #define RG_BULK3_VCM_EN_MASK 0x1
- #define RG_BULK3_VCM_EN_MASK_SFT (0x1 << 11)
- #define RG_AUDADC3PWRUP_SFT 12
- #define RG_AUDADC3PWRUP_MASK 0x1
- #define RG_AUDADC3PWRUP_MASK_SFT (0x1 << 12)
- #define RG_AUDADC3INPUTSEL_SFT 13
- #define RG_AUDADC3INPUTSEL_MASK 0x3
- #define RG_AUDADC3INPUTSEL_MASK_SFT (0x3 << 13)
- /* AUDENC_ANA_CON3 */
- #define RG_AUDULHALFBIAS_SFT 0
- #define RG_AUDULHALFBIAS_MASK 0x1
- #define RG_AUDULHALFBIAS_MASK_SFT (0x1 << 0)
- #define RG_AUDGLBVOWLPWEN_SFT 1
- #define RG_AUDGLBVOWLPWEN_MASK 0x1
- #define RG_AUDGLBVOWLPWEN_MASK_SFT (0x1 << 1)
- #define RG_AUDPREAMPLPEN_SFT 2
- #define RG_AUDPREAMPLPEN_MASK 0x1
- #define RG_AUDPREAMPLPEN_MASK_SFT (0x1 << 2)
- #define RG_AUDADC1STSTAGELPEN_SFT 3
- #define RG_AUDADC1STSTAGELPEN_MASK 0x1
- #define RG_AUDADC1STSTAGELPEN_MASK_SFT (0x1 << 3)
- #define RG_AUDADC2NDSTAGELPEN_SFT 4
- #define RG_AUDADC2NDSTAGELPEN_MASK 0x1
- #define RG_AUDADC2NDSTAGELPEN_MASK_SFT (0x1 << 4)
- #define RG_AUDADCFLASHLPEN_SFT 5
- #define RG_AUDADCFLASHLPEN_MASK 0x1
- #define RG_AUDADCFLASHLPEN_MASK_SFT (0x1 << 5)
- #define RG_AUDPREAMPIDDTEST_SFT 6
- #define RG_AUDPREAMPIDDTEST_MASK 0x3
- #define RG_AUDPREAMPIDDTEST_MASK_SFT (0x3 << 6)
- #define RG_AUDADC1STSTAGEIDDTEST_SFT 8
- #define RG_AUDADC1STSTAGEIDDTEST_MASK 0x3
- #define RG_AUDADC1STSTAGEIDDTEST_MASK_SFT (0x3 << 8)
- #define RG_AUDADC2NDSTAGEIDDTEST_SFT 10
- #define RG_AUDADC2NDSTAGEIDDTEST_MASK 0x3
- #define RG_AUDADC2NDSTAGEIDDTEST_MASK_SFT (0x3 << 10)
- #define RG_AUDADCREFBUFIDDTEST_SFT 12
- #define RG_AUDADCREFBUFIDDTEST_MASK 0x3
- #define RG_AUDADCREFBUFIDDTEST_MASK_SFT (0x3 << 12)
- #define RG_AUDADCFLASHIDDTEST_SFT 14
- #define RG_AUDADCFLASHIDDTEST_MASK 0x3
- #define RG_AUDADCFLASHIDDTEST_MASK_SFT (0x3 << 14)
- /* AUDENC_ANA_CON4 */
- #define RG_AUDRULHALFBIAS_SFT 0
- #define RG_AUDRULHALFBIAS_MASK 0x1
- #define RG_AUDRULHALFBIAS_MASK_SFT (0x1 << 0)
- #define RG_AUDGLBRVOWLPWEN_SFT 1
- #define RG_AUDGLBRVOWLPWEN_MASK 0x1
- #define RG_AUDGLBRVOWLPWEN_MASK_SFT (0x1 << 1)
- #define RG_AUDRPREAMPLPEN_SFT 2
- #define RG_AUDRPREAMPLPEN_MASK 0x1
- #define RG_AUDRPREAMPLPEN_MASK_SFT (0x1 << 2)
- #define RG_AUDRADC1STSTAGELPEN_SFT 3
- #define RG_AUDRADC1STSTAGELPEN_MASK 0x1
- #define RG_AUDRADC1STSTAGELPEN_MASK_SFT (0x1 << 3)
- #define RG_AUDRADC2NDSTAGELPEN_SFT 4
- #define RG_AUDRADC2NDSTAGELPEN_MASK 0x1
- #define RG_AUDRADC2NDSTAGELPEN_MASK_SFT (0x1 << 4)
- #define RG_AUDRADCFLASHLPEN_SFT 5
- #define RG_AUDRADCFLASHLPEN_MASK 0x1
- #define RG_AUDRADCFLASHLPEN_MASK_SFT (0x1 << 5)
- #define RG_AUDRPREAMPIDDTEST_SFT 6
- #define RG_AUDRPREAMPIDDTEST_MASK 0x3
- #define RG_AUDRPREAMPIDDTEST_MASK_SFT (0x3 << 6)
- #define RG_AUDRADC1STSTAGEIDDTEST_SFT 8
- #define RG_AUDRADC1STSTAGEIDDTEST_MASK 0x3
- #define RG_AUDRADC1STSTAGEIDDTEST_MASK_SFT (0x3 << 8)
- #define RG_AUDRADC2NDSTAGEIDDTEST_SFT 10
- #define RG_AUDRADC2NDSTAGEIDDTEST_MASK 0x3
- #define RG_AUDRADC2NDSTAGEIDDTEST_MASK_SFT (0x3 << 10)
- #define RG_AUDRADCREFBUFIDDTEST_SFT 12
- #define RG_AUDRADCREFBUFIDDTEST_MASK 0x3
- #define RG_AUDRADCREFBUFIDDTEST_MASK_SFT (0x3 << 12)
- #define RG_AUDRADCFLASHIDDTEST_SFT 14
- #define RG_AUDRADCFLASHIDDTEST_MASK 0x3
- #define RG_AUDRADCFLASHIDDTEST_MASK_SFT (0x3 << 14)
- /* AUDENC_ANA_CON5 */
- #define RG_AUDADCCLKRSTB_SFT 0
- #define RG_AUDADCCLKRSTB_MASK 0x1
- #define RG_AUDADCCLKRSTB_MASK_SFT (0x1 << 0)
- #define RG_AUDADCCLKSEL_SFT 1
- #define RG_AUDADCCLKSEL_MASK 0x3
- #define RG_AUDADCCLKSEL_MASK_SFT (0x3 << 1)
- #define RG_AUDADCCLKSOURCE_SFT 3
- #define RG_AUDADCCLKSOURCE_MASK 0x3
- #define RG_AUDADCCLKSOURCE_MASK_SFT (0x3 << 3)
- #define RG_AUDADCCLKGENMODE_SFT 5
- #define RG_AUDADCCLKGENMODE_MASK 0x3
- #define RG_AUDADCCLKGENMODE_MASK_SFT (0x3 << 5)
- #define RG_AUDPREAMP_ACCFS_SFT 7
- #define RG_AUDPREAMP_ACCFS_MASK 0x1
- #define RG_AUDPREAMP_ACCFS_MASK_SFT (0x1 << 7)
- #define RG_AUDPREAMPAAFEN_SFT 8
- #define RG_AUDPREAMPAAFEN_MASK 0x1
- #define RG_AUDPREAMPAAFEN_MASK_SFT (0x1 << 8)
- #define RG_DCCVCMBUFLPMODSEL_SFT 9
- #define RG_DCCVCMBUFLPMODSEL_MASK 0x1
- #define RG_DCCVCMBUFLPMODSEL_MASK_SFT (0x1 << 9)
- #define RG_DCCVCMBUFLPSWEN_SFT 10
- #define RG_DCCVCMBUFLPSWEN_MASK 0x1
- #define RG_DCCVCMBUFLPSWEN_MASK_SFT (0x1 << 10)
- #define RG_AUDSPAREPGA_SFT 11
- #define RG_AUDSPAREPGA_MASK 0x1f
- #define RG_AUDSPAREPGA_MASK_SFT (0x1f << 11)
- /* AUDENC_ANA_CON6 */
- #define RG_AUDADC1STSTAGESDENB_SFT 0
- #define RG_AUDADC1STSTAGESDENB_MASK 0x1
- #define RG_AUDADC1STSTAGESDENB_MASK_SFT (0x1 << 0)
- #define RG_AUDADC2NDSTAGERESET_SFT 1
- #define RG_AUDADC2NDSTAGERESET_MASK 0x1
- #define RG_AUDADC2NDSTAGERESET_MASK_SFT (0x1 << 1)
- #define RG_AUDADC3RDSTAGERESET_SFT 2
- #define RG_AUDADC3RDSTAGERESET_MASK 0x1
- #define RG_AUDADC3RDSTAGERESET_MASK_SFT (0x1 << 2)
- #define RG_AUDADCFSRESET_SFT 3
- #define RG_AUDADCFSRESET_MASK 0x1
- #define RG_AUDADCFSRESET_MASK_SFT (0x1 << 3)
- #define RG_AUDADCWIDECM_SFT 4
- #define RG_AUDADCWIDECM_MASK 0x1
- #define RG_AUDADCWIDECM_MASK_SFT (0x1 << 4)
- #define RG_AUDADCNOPATEST_SFT 5
- #define RG_AUDADCNOPATEST_MASK 0x1
- #define RG_AUDADCNOPATEST_MASK_SFT (0x1 << 5)
- #define RG_AUDADCBYPASS_SFT 6
- #define RG_AUDADCBYPASS_MASK 0x1
- #define RG_AUDADCBYPASS_MASK_SFT (0x1 << 6)
- #define RG_AUDADCFFBYPASS_SFT 7
- #define RG_AUDADCFFBYPASS_MASK 0x1
- #define RG_AUDADCFFBYPASS_MASK_SFT (0x1 << 7)
- #define RG_AUDADCDACFBCURRENT_SFT 8
- #define RG_AUDADCDACFBCURRENT_MASK 0x1
- #define RG_AUDADCDACFBCURRENT_MASK_SFT (0x1 << 8)
- #define RG_AUDADCDACIDDTEST_SFT 9
- #define RG_AUDADCDACIDDTEST_MASK 0x3
- #define RG_AUDADCDACIDDTEST_MASK_SFT (0x3 << 9)
- #define RG_AUDADCDACNRZ_SFT 11
- #define RG_AUDADCDACNRZ_MASK 0x1
- #define RG_AUDADCDACNRZ_MASK_SFT (0x1 << 11)
- #define RG_AUDADCNODEM_SFT 12
- #define RG_AUDADCNODEM_MASK 0x1
- #define RG_AUDADCNODEM_MASK_SFT (0x1 << 12)
- #define RG_AUDADCDACTEST_SFT 13
- #define RG_AUDADCDACTEST_MASK 0x1
- #define RG_AUDADCDACTEST_MASK_SFT (0x1 << 13)
- #define RG_AUDADCDAC0P25FS_SFT 14
- #define RG_AUDADCDAC0P25FS_MASK 0x1
- #define RG_AUDADCDAC0P25FS_MASK_SFT (0x1 << 14)
- #define RG_AUDADCRDAC0P25FS_SFT 15
- #define RG_AUDADCRDAC0P25FS_MASK 0x1
- #define RG_AUDADCRDAC0P25FS_MASK_SFT (0x1 << 15)
- /* AUDENC_ANA_CON7 */
- #define RG_AUDADCTESTDATA_SFT 0
- #define RG_AUDADCTESTDATA_MASK 0xffff
- #define RG_AUDADCTESTDATA_MASK_SFT (0xffff << 0)
- /* AUDENC_ANA_CON8 */
- #define RG_AUDRCTUNEL_SFT 0
- #define RG_AUDRCTUNEL_MASK 0x1f
- #define RG_AUDRCTUNEL_MASK_SFT (0x1f << 0)
- #define RG_AUDRCTUNELSEL_SFT 5
- #define RG_AUDRCTUNELSEL_MASK 0x1
- #define RG_AUDRCTUNELSEL_MASK_SFT (0x1 << 5)
- #define RG_AUDRCTUNER_SFT 8
- #define RG_AUDRCTUNER_MASK 0x1f
- #define RG_AUDRCTUNER_MASK_SFT (0x1f << 8)
- #define RG_AUDRCTUNERSEL_SFT 13
- #define RG_AUDRCTUNERSEL_MASK 0x1
- #define RG_AUDRCTUNERSEL_MASK_SFT (0x1 << 13)
- /* AUDENC_ANA_CON9 */
- #define RG_AUD3CTUNEL_SFT 0
- #define RG_AUD3CTUNEL_MASK 0x1f
- #define RG_AUD3CTUNEL_MASK_SFT (0x1f << 0)
- #define RG_AUD3CTUNELSEL_SFT 5
- #define RG_AUD3CTUNELSEL_MASK 0x1
- #define RG_AUD3CTUNELSEL_MASK_SFT (0x1 << 5)
- #define RGS_AUDRCTUNE3READ_SFT 6
- #define RGS_AUDRCTUNE3READ_MASK 0x1f
- #define RGS_AUDRCTUNE3READ_MASK_SFT (0x1f << 6)
- #define RG_AUD3SPARE_SFT 11
- #define RG_AUD3SPARE_MASK 0x1f
- #define RG_AUD3SPARE_MASK_SFT (0x1f << 11)
- /* AUDENC_ANA_CON10 */
- #define RGS_AUDRCTUNELREAD_SFT 0
- #define RGS_AUDRCTUNELREAD_MASK 0x1f
- #define RGS_AUDRCTUNELREAD_MASK_SFT (0x1f << 0)
- #define RGS_AUDRCTUNERREAD_SFT 8
- #define RGS_AUDRCTUNERREAD_MASK 0x1f
- #define RGS_AUDRCTUNERREAD_MASK_SFT (0x1f << 8)
- /* AUDENC_ANA_CON11 */
- #define RG_AUDSPAREVA30_SFT 0
- #define RG_AUDSPAREVA30_MASK 0xff
- #define RG_AUDSPAREVA30_MASK_SFT (0xff << 0)
- #define RG_AUDSPAREVA18_SFT 8
- #define RG_AUDSPAREVA18_MASK 0xff
- #define RG_AUDSPAREVA18_MASK_SFT (0xff << 8)
- /* AUDENC_ANA_CON12 */
- #define RG_AUDPGA_DECAP_SFT 0
- #define RG_AUDPGA_DECAP_MASK 0x1
- #define RG_AUDPGA_DECAP_MASK_SFT (0x1 << 0)
- #define RG_AUDPGA_CAPRA_SFT 1
- #define RG_AUDPGA_CAPRA_MASK 0x1
- #define RG_AUDPGA_CAPRA_MASK_SFT (0x1 << 1)
- #define RG_AUDPGA_ACCCMP_SFT 2
- #define RG_AUDPGA_ACCCMP_MASK 0x1
- #define RG_AUDPGA_ACCCMP_MASK_SFT (0x1 << 2)
- #define RG_AUDENC_SPARE2_SFT 3
- #define RG_AUDENC_SPARE2_MASK 0x1fff
- #define RG_AUDENC_SPARE2_MASK_SFT (0x1fff << 3)
- /* AUDENC_ANA_CON13 */
- #define RG_AUDDIGMICEN_SFT 0
- #define RG_AUDDIGMICEN_MASK 0x1
- #define RG_AUDDIGMICEN_MASK_SFT (0x1 << 0)
- #define RG_AUDDIGMICBIAS_SFT 1
- #define RG_AUDDIGMICBIAS_MASK 0x3
- #define RG_AUDDIGMICBIAS_MASK_SFT (0x3 << 1)
- #define RG_DMICHPCLKEN_SFT 3
- #define RG_DMICHPCLKEN_MASK 0x1
- #define RG_DMICHPCLKEN_MASK_SFT (0x1 << 3)
- #define RG_AUDDIGMICPDUTY_SFT 4
- #define RG_AUDDIGMICPDUTY_MASK 0x3
- #define RG_AUDDIGMICPDUTY_MASK_SFT (0x3 << 4)
- #define RG_AUDDIGMICNDUTY_SFT 6
- #define RG_AUDDIGMICNDUTY_MASK 0x3
- #define RG_AUDDIGMICNDUTY_MASK_SFT (0x3 << 6)
- #define RG_DMICMONEN_SFT 8
- #define RG_DMICMONEN_MASK 0x1
- #define RG_DMICMONEN_MASK_SFT (0x1 << 8)
- #define RG_DMICMONSEL_SFT 9
- #define RG_DMICMONSEL_MASK 0x7
- #define RG_DMICMONSEL_MASK_SFT (0x7 << 9)
- /* AUDENC_ANA_CON14 */
- #define RG_AUDDIGMIC1EN_SFT 0
- #define RG_AUDDIGMIC1EN_MASK 0x1
- #define RG_AUDDIGMIC1EN_MASK_SFT (0x1 << 0)
- #define RG_AUDDIGMICBIAS1_SFT 1
- #define RG_AUDDIGMICBIAS1_MASK 0x3
- #define RG_AUDDIGMICBIAS1_MASK_SFT (0x3 << 1)
- #define RG_DMIC1HPCLKEN_SFT 3
- #define RG_DMIC1HPCLKEN_MASK 0x1
- #define RG_DMIC1HPCLKEN_MASK_SFT (0x1 << 3)
- #define RG_AUDDIGMIC1PDUTY_SFT 4
- #define RG_AUDDIGMIC1PDUTY_MASK 0x3
- #define RG_AUDDIGMIC1PDUTY_MASK_SFT (0x3 << 4)
- #define RG_AUDDIGMIC1NDUTY_SFT 6
- #define RG_AUDDIGMIC1NDUTY_MASK 0x3
- #define RG_AUDDIGMIC1NDUTY_MASK_SFT (0x3 << 6)
- #define RG_DMIC1MONEN_SFT 8
- #define RG_DMIC1MONEN_MASK 0x1
- #define RG_DMIC1MONEN_MASK_SFT (0x1 << 8)
- #define RG_DMIC1MONSEL_SFT 9
- #define RG_DMIC1MONSEL_MASK 0x7
- #define RG_DMIC1MONSEL_MASK_SFT (0x7 << 9)
- #define RG_AUDSPAREVMIC_SFT 12
- #define RG_AUDSPAREVMIC_MASK 0xf
- #define RG_AUDSPAREVMIC_MASK_SFT (0xf << 12)
- /* AUDENC_ANA_CON15 */
- #define RG_AUDPWDBMICBIAS0_SFT 0
- #define RG_AUDPWDBMICBIAS0_MASK 0x1
- #define RG_AUDPWDBMICBIAS0_MASK_SFT (0x1 << 0)
- #define RG_AUDMICBIAS0BYPASSEN_SFT 1
- #define RG_AUDMICBIAS0BYPASSEN_MASK 0x1
- #define RG_AUDMICBIAS0BYPASSEN_MASK_SFT (0x1 << 1)
- #define RG_AUDMICBIAS0LOWPEN_SFT 2
- #define RG_AUDMICBIAS0LOWPEN_MASK 0x1
- #define RG_AUDMICBIAS0LOWPEN_MASK_SFT (0x1 << 2)
- #define RG_AUDPWDBMICBIAS3_SFT 3
- #define RG_AUDPWDBMICBIAS3_MASK 0x1
- #define RG_AUDPWDBMICBIAS3_MASK_SFT (0x1 << 3)
- #define RG_AUDMICBIAS0VREF_SFT 4
- #define RG_AUDMICBIAS0VREF_MASK 0x7
- #define RG_AUDMICBIAS0VREF_MASK_SFT (0x7 << 4)
- #define RG_AUDMICBIAS0DCSW0P1EN_SFT 8
- #define RG_AUDMICBIAS0DCSW0P1EN_MASK 0x1
- #define RG_AUDMICBIAS0DCSW0P1EN_MASK_SFT (0x1 << 8)
- #define RG_AUDMICBIAS0DCSW0P2EN_SFT 9
- #define RG_AUDMICBIAS0DCSW0P2EN_MASK 0x1
- #define RG_AUDMICBIAS0DCSW0P2EN_MASK_SFT (0x1 << 9)
- #define RG_AUDMICBIAS0DCSW0NEN_SFT 10
- #define RG_AUDMICBIAS0DCSW0NEN_MASK 0x1
- #define RG_AUDMICBIAS0DCSW0NEN_MASK_SFT (0x1 << 10)
- #define RG_AUDMICBIAS0DCSW2P1EN_SFT 12
- #define RG_AUDMICBIAS0DCSW2P1EN_MASK 0x1
- #define RG_AUDMICBIAS0DCSW2P1EN_MASK_SFT (0x1 << 12)
- #define RG_AUDMICBIAS0DCSW2P2EN_SFT 13
- #define RG_AUDMICBIAS0DCSW2P2EN_MASK 0x1
- #define RG_AUDMICBIAS0DCSW2P2EN_MASK_SFT (0x1 << 13)
- #define RG_AUDMICBIAS0DCSW2NEN_SFT 14
- #define RG_AUDMICBIAS0DCSW2NEN_MASK 0x1
- #define RG_AUDMICBIAS0DCSW2NEN_MASK_SFT (0x1 << 14)
- /* AUDENC_ANA_CON16 */
- #define RG_AUDPWDBMICBIAS1_SFT 0
- #define RG_AUDPWDBMICBIAS1_MASK 0x1
- #define RG_AUDPWDBMICBIAS1_MASK_SFT (0x1 << 0)
- #define RG_AUDMICBIAS1BYPASSEN_SFT 1
- #define RG_AUDMICBIAS1BYPASSEN_MASK 0x1
- #define RG_AUDMICBIAS1BYPASSEN_MASK_SFT (0x1 << 1)
- #define RG_AUDMICBIAS1LOWPEN_SFT 2
- #define RG_AUDMICBIAS1LOWPEN_MASK 0x1
- #define RG_AUDMICBIAS1LOWPEN_MASK_SFT (0x1 << 2)
- #define RG_AUDMICBIAS1VREF_SFT 4
- #define RG_AUDMICBIAS1VREF_MASK 0x7
- #define RG_AUDMICBIAS1VREF_MASK_SFT (0x7 << 4)
- #define RG_AUDMICBIAS1DCSW1PEN_SFT 8
- #define RG_AUDMICBIAS1DCSW1PEN_MASK 0x1
- #define RG_AUDMICBIAS1DCSW1PEN_MASK_SFT (0x1 << 8)
- #define RG_AUDMICBIAS1DCSW1NEN_SFT 9
- #define RG_AUDMICBIAS1DCSW1NEN_MASK 0x1
- #define RG_AUDMICBIAS1DCSW1NEN_MASK_SFT (0x1 << 9)
- #define RG_BANDGAPGEN_SFT 10
- #define RG_BANDGAPGEN_MASK 0x1
- #define RG_BANDGAPGEN_MASK_SFT (0x1 << 10)
- #define RG_AUDMICBIAS1HVEN_SFT 12
- #define RG_AUDMICBIAS1HVEN_MASK 0x1
- #define RG_AUDMICBIAS1HVEN_MASK_SFT (0x1 << 12)
- #define RG_AUDMICBIAS1HVVREF_SFT 13
- #define RG_AUDMICBIAS1HVVREF_MASK 0x1
- #define RG_AUDMICBIAS1HVVREF_MASK_SFT (0x1 << 13)
- /* AUDENC_ANA_CON17 */
- #define RG_AUDPWDBMICBIAS2_SFT 0
- #define RG_AUDPWDBMICBIAS2_MASK 0x1
- #define RG_AUDPWDBMICBIAS2_MASK_SFT (0x1 << 0)
- #define RG_AUDMICBIAS2BYPASSEN_SFT 1
- #define RG_AUDMICBIAS2BYPASSEN_MASK 0x1
- #define RG_AUDMICBIAS2BYPASSEN_MASK_SFT (0x1 << 1)
- #define RG_AUDMICBIAS2LOWPEN_SFT 2
- #define RG_AUDMICBIAS2LOWPEN_MASK 0x1
- #define RG_AUDMICBIAS2LOWPEN_MASK_SFT (0x1 << 2)
- #define RG_AUDMICBIAS2VREF_SFT 4
- #define RG_AUDMICBIAS2VREF_MASK 0x7
- #define RG_AUDMICBIAS2VREF_MASK_SFT (0x7 << 4)
- #define RG_AUDMICBIAS2DCSW3P1EN_SFT 8
- #define RG_AUDMICBIAS2DCSW3P1EN_MASK 0x1
- #define RG_AUDMICBIAS2DCSW3P1EN_MASK_SFT (0x1 << 8)
- #define RG_AUDMICBIAS2DCSW3P2EN_SFT 9
- #define RG_AUDMICBIAS2DCSW3P2EN_MASK 0x1
- #define RG_AUDMICBIAS2DCSW3P2EN_MASK_SFT (0x1 << 9)
- #define RG_AUDMICBIAS2DCSW3NEN_SFT 10
- #define RG_AUDMICBIAS2DCSW3NEN_MASK 0x1
- #define RG_AUDMICBIAS2DCSW3NEN_MASK_SFT (0x1 << 10)
- #define RG_AUDMICBIASSPARE_SFT 12
- #define RG_AUDMICBIASSPARE_MASK 0xf
- #define RG_AUDMICBIASSPARE_MASK_SFT (0xf << 12)
- /* AUDENC_ANA_CON18 */
- #define RG_AUDACCDETMICBIAS0PULLLOW_SFT 0
- #define RG_AUDACCDETMICBIAS0PULLLOW_MASK 0x1
- #define RG_AUDACCDETMICBIAS0PULLLOW_MASK_SFT (0x1 << 0)
- #define RG_AUDACCDETMICBIAS1PULLLOW_SFT 1
- #define RG_AUDACCDETMICBIAS1PULLLOW_MASK 0x1
- #define RG_AUDACCDETMICBIAS1PULLLOW_MASK_SFT (0x1 << 1)
- #define RG_AUDACCDETMICBIAS2PULLLOW_SFT 2
- #define RG_AUDACCDETMICBIAS2PULLLOW_MASK 0x1
- #define RG_AUDACCDETMICBIAS2PULLLOW_MASK_SFT (0x1 << 2)
- #define RG_AUDACCDETVIN1PULLLOW_SFT 3
- #define RG_AUDACCDETVIN1PULLLOW_MASK 0x1
- #define RG_AUDACCDETVIN1PULLLOW_MASK_SFT (0x1 << 3)
- #define RG_AUDACCDETVTHACAL_SFT 4
- #define RG_AUDACCDETVTHACAL_MASK 0x1
- #define RG_AUDACCDETVTHACAL_MASK_SFT (0x1 << 4)
- #define RG_AUDACCDETVTHBCAL_SFT 5
- #define RG_AUDACCDETVTHBCAL_MASK 0x1
- #define RG_AUDACCDETVTHBCAL_MASK_SFT (0x1 << 5)
- #define RG_AUDACCDETTVDET_SFT 6
- #define RG_AUDACCDETTVDET_MASK 0x1
- #define RG_AUDACCDETTVDET_MASK_SFT (0x1 << 6)
- #define RG_ACCDETSEL_SFT 7
- #define RG_ACCDETSEL_MASK 0x1
- #define RG_ACCDETSEL_MASK_SFT (0x1 << 7)
- #define RG_SWBUFMODSEL_SFT 8
- #define RG_SWBUFMODSEL_MASK 0x1
- #define RG_SWBUFMODSEL_MASK_SFT (0x1 << 8)
- #define RG_SWBUFSWEN_SFT 9
- #define RG_SWBUFSWEN_MASK 0x1
- #define RG_SWBUFSWEN_MASK_SFT (0x1 << 9)
- #define RG_EINT0NOHYS_SFT 10
- #define RG_EINT0NOHYS_MASK 0x1
- #define RG_EINT0NOHYS_MASK_SFT (0x1 << 10)
- #define RG_EINT0CONFIGACCDET_SFT 11
- #define RG_EINT0CONFIGACCDET_MASK 0x1
- #define RG_EINT0CONFIGACCDET_MASK_SFT (0x1 << 11)
- #define RG_EINT0HIRENB_SFT 12
- #define RG_EINT0HIRENB_MASK 0x1
- #define RG_EINT0HIRENB_MASK_SFT (0x1 << 12)
- #define RG_ACCDET2AUXRESBYPASS_SFT 13
- #define RG_ACCDET2AUXRESBYPASS_MASK 0x1
- #define RG_ACCDET2AUXRESBYPASS_MASK_SFT (0x1 << 13)
- #define RG_ACCDET2AUXSWEN_SFT 14
- #define RG_ACCDET2AUXSWEN_MASK 0x1
- #define RG_ACCDET2AUXSWEN_MASK_SFT (0x1 << 14)
- #define RG_AUDACCDETMICBIAS3PULLLOW_SFT 15
- #define RG_AUDACCDETMICBIAS3PULLLOW_MASK 0x1
- #define RG_AUDACCDETMICBIAS3PULLLOW_MASK_SFT (0x1 << 15)
- /* AUDENC_ANA_CON19 */
- #define RG_EINT1CONFIGACCDET_SFT 0
- #define RG_EINT1CONFIGACCDET_MASK 0x1
- #define RG_EINT1CONFIGACCDET_MASK_SFT (0x1 << 0)
- #define RG_EINT1HIRENB_SFT 1
- #define RG_EINT1HIRENB_MASK 0x1
- #define RG_EINT1HIRENB_MASK_SFT (0x1 << 1)
- #define RG_EINT1NOHYS_SFT 2
- #define RG_EINT1NOHYS_MASK 0x1
- #define RG_EINT1NOHYS_MASK_SFT (0x1 << 2)
- #define RG_EINTCOMPVTH_SFT 4
- #define RG_EINTCOMPVTH_MASK 0xf
- #define RG_EINTCOMPVTH_MASK_SFT (0xf << 4)
- #define RG_MTEST_EN_SFT 8
- #define RG_MTEST_EN_MASK 0x1
- #define RG_MTEST_EN_MASK_SFT (0x1 << 8)
- #define RG_MTEST_SEL_SFT 9
- #define RG_MTEST_SEL_MASK 0x1
- #define RG_MTEST_SEL_MASK_SFT (0x1 << 9)
- #define RG_MTEST_CURRENT_SFT 10
- #define RG_MTEST_CURRENT_MASK 0x1
- #define RG_MTEST_CURRENT_MASK_SFT (0x1 << 10)
- #define RG_ANALOGFDEN_SFT 12
- #define RG_ANALOGFDEN_MASK 0x1
- #define RG_ANALOGFDEN_MASK_SFT (0x1 << 12)
- #define RG_FDVIN1PPULLLOW_SFT 13
- #define RG_FDVIN1PPULLLOW_MASK 0x1
- #define RG_FDVIN1PPULLLOW_MASK_SFT (0x1 << 13)
- #define RG_FDEINT0TYPE_SFT 14
- #define RG_FDEINT0TYPE_MASK 0x1
- #define RG_FDEINT0TYPE_MASK_SFT (0x1 << 14)
- #define RG_FDEINT1TYPE_SFT 15
- #define RG_FDEINT1TYPE_MASK 0x1
- #define RG_FDEINT1TYPE_MASK_SFT (0x1 << 15)
- /* AUDENC_ANA_CON20 */
- #define RG_EINT0CMPEN_SFT 0
- #define RG_EINT0CMPEN_MASK 0x1
- #define RG_EINT0CMPEN_MASK_SFT (0x1 << 0)
- #define RG_EINT0CMPMEN_SFT 1
- #define RG_EINT0CMPMEN_MASK 0x1
- #define RG_EINT0CMPMEN_MASK_SFT (0x1 << 1)
- #define RG_EINT0EN_SFT 2
- #define RG_EINT0EN_MASK 0x1
- #define RG_EINT0EN_MASK_SFT (0x1 << 2)
- #define RG_EINT0CEN_SFT 3
- #define RG_EINT0CEN_MASK 0x1
- #define RG_EINT0CEN_MASK_SFT (0x1 << 3)
- #define RG_EINT0INVEN_SFT 4
- #define RG_EINT0INVEN_MASK 0x1
- #define RG_EINT0INVEN_MASK_SFT (0x1 << 4)
- #define RG_EINT0CTURBO_SFT 5
- #define RG_EINT0CTURBO_MASK 0x7
- #define RG_EINT0CTURBO_MASK_SFT (0x7 << 5)
- #define RG_EINT1CMPEN_SFT 8
- #define RG_EINT1CMPEN_MASK 0x1
- #define RG_EINT1CMPEN_MASK_SFT (0x1 << 8)
- #define RG_EINT1CMPMEN_SFT 9
- #define RG_EINT1CMPMEN_MASK 0x1
- #define RG_EINT1CMPMEN_MASK_SFT (0x1 << 9)
- #define RG_EINT1EN_SFT 10
- #define RG_EINT1EN_MASK 0x1
- #define RG_EINT1EN_MASK_SFT (0x1 << 10)
- #define RG_EINT1CEN_SFT 11
- #define RG_EINT1CEN_MASK 0x1
- #define RG_EINT1CEN_MASK_SFT (0x1 << 11)
- #define RG_EINT1INVEN_SFT 12
- #define RG_EINT1INVEN_MASK 0x1
- #define RG_EINT1INVEN_MASK_SFT (0x1 << 12)
- #define RG_EINT1CTURBO_SFT 13
- #define RG_EINT1CTURBO_MASK 0x7
- #define RG_EINT1CTURBO_MASK_SFT (0x7 << 13)
- /* AUDENC_ANA_CON21 */
- #define RG_ACCDETSPARE_SFT 0
- #define RG_ACCDETSPARE_MASK 0xffff
- #define RG_ACCDETSPARE_MASK_SFT (0xffff << 0)
- /* AUDENC_ANA_CON22 */
- #define RG_AUDENCSPAREVA30_SFT 0
- #define RG_AUDENCSPAREVA30_MASK 0xff
- #define RG_AUDENCSPAREVA30_MASK_SFT (0xff << 0)
- #define RG_AUDENCSPAREVA18_SFT 8
- #define RG_AUDENCSPAREVA18_MASK 0xff
- #define RG_AUDENCSPAREVA18_MASK_SFT (0xff << 8)
- /* AUDENC_ANA_CON23 */
- #define RG_CLKSQ_EN_SFT 0
- #define RG_CLKSQ_EN_MASK 0x1
- #define RG_CLKSQ_EN_MASK_SFT (0x1 << 0)
- #define RG_CLKSQ_IN_SEL_TEST_SFT 1
- #define RG_CLKSQ_IN_SEL_TEST_MASK 0x1
- #define RG_CLKSQ_IN_SEL_TEST_MASK_SFT (0x1 << 1)
- #define RG_CM_REFGENSEL_SFT 2
- #define RG_CM_REFGENSEL_MASK 0x1
- #define RG_CM_REFGENSEL_MASK_SFT (0x1 << 2)
- #define RG_AUDIO_VOW_EN_SFT 3
- #define RG_AUDIO_VOW_EN_MASK 0x1
- #define RG_AUDIO_VOW_EN_MASK_SFT (0x1 << 3)
- #define RG_CLKSQ_EN_VOW_SFT 4
- #define RG_CLKSQ_EN_VOW_MASK 0x1
- #define RG_CLKSQ_EN_VOW_MASK_SFT (0x1 << 4)
- #define RG_CLKAND_EN_VOW_SFT 5
- #define RG_CLKAND_EN_VOW_MASK 0x1
- #define RG_CLKAND_EN_VOW_MASK_SFT (0x1 << 5)
- #define RG_VOWCLK_SEL_EN_VOW_SFT 6
- #define RG_VOWCLK_SEL_EN_VOW_MASK 0x1
- #define RG_VOWCLK_SEL_EN_VOW_MASK_SFT (0x1 << 6)
- #define RG_SPARE_VOW_SFT 7
- #define RG_SPARE_VOW_MASK 0x7
- #define RG_SPARE_VOW_MASK_SFT (0x7 << 7)
- /* AUDDEC_ANA_CON0 */
- #define RG_AUDDACLPWRUP_VAUDP32_SFT 0
- #define RG_AUDDACLPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDDACLPWRUP_VAUDP32_MASK_SFT (0x1 << 0)
- #define RG_AUDDACRPWRUP_VAUDP32_SFT 1
- #define RG_AUDDACRPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDDACRPWRUP_VAUDP32_MASK_SFT (0x1 << 1)
- #define RG_AUD_DAC_PWR_UP_VA32_SFT 2
- #define RG_AUD_DAC_PWR_UP_VA32_MASK 0x1
- #define RG_AUD_DAC_PWR_UP_VA32_MASK_SFT (0x1 << 2)
- #define RG_AUD_DAC_PWL_UP_VA32_SFT 3
- #define RG_AUD_DAC_PWL_UP_VA32_MASK 0x1
- #define RG_AUD_DAC_PWL_UP_VA32_MASK_SFT (0x1 << 3)
- #define RG_AUDHPLPWRUP_VAUDP32_SFT 4
- #define RG_AUDHPLPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDHPLPWRUP_VAUDP32_MASK_SFT (0x1 << 4)
- #define RG_AUDHPRPWRUP_VAUDP32_SFT 5
- #define RG_AUDHPRPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDHPRPWRUP_VAUDP32_MASK_SFT (0x1 << 5)
- #define RG_AUDHPLPWRUP_IBIAS_VAUDP32_SFT 6
- #define RG_AUDHPLPWRUP_IBIAS_VAUDP32_MASK 0x1
- #define RG_AUDHPLPWRUP_IBIAS_VAUDP32_MASK_SFT (0x1 << 6)
- #define RG_AUDHPRPWRUP_IBIAS_VAUDP32_SFT 7
- #define RG_AUDHPRPWRUP_IBIAS_VAUDP32_MASK 0x1
- #define RG_AUDHPRPWRUP_IBIAS_VAUDP32_MASK_SFT (0x1 << 7)
- #define RG_AUDHPLMUXINPUTSEL_VAUDP32_SFT 8
- #define RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK 0x3
- #define RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK_SFT (0x3 << 8)
- #define RG_AUDHPRMUXINPUTSEL_VAUDP32_SFT 10
- #define RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK 0x3
- #define RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK_SFT (0x3 << 10)
- #define RG_AUDHPLSCDISABLE_VAUDP32_SFT 12
- #define RG_AUDHPLSCDISABLE_VAUDP32_MASK 0x1
- #define RG_AUDHPLSCDISABLE_VAUDP32_MASK_SFT (0x1 << 12)
- #define RG_AUDHPRSCDISABLE_VAUDP32_SFT 13
- #define RG_AUDHPRSCDISABLE_VAUDP32_MASK 0x1
- #define RG_AUDHPRSCDISABLE_VAUDP32_MASK_SFT (0x1 << 13)
- #define RG_AUDHPLBSCCURRENT_VAUDP32_SFT 14
- #define RG_AUDHPLBSCCURRENT_VAUDP32_MASK 0x1
- #define RG_AUDHPLBSCCURRENT_VAUDP32_MASK_SFT (0x1 << 14)
- #define RG_AUDHPRBSCCURRENT_VAUDP32_SFT 15
- #define RG_AUDHPRBSCCURRENT_VAUDP32_MASK 0x1
- #define RG_AUDHPRBSCCURRENT_VAUDP32_MASK_SFT (0x1 << 15)
- /* AUDDEC_ANA_CON1 */
- #define RG_AUDHPLOUTPWRUP_VAUDP32_SFT 0
- #define RG_AUDHPLOUTPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDHPLOUTPWRUP_VAUDP32_MASK_SFT (0x1 << 0)
- #define RG_AUDHPROUTPWRUP_VAUDP32_SFT 1
- #define RG_AUDHPROUTPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDHPROUTPWRUP_VAUDP32_MASK_SFT (0x1 << 1)
- #define RG_AUDHPLOUTAUXPWRUP_VAUDP32_SFT 2
- #define RG_AUDHPLOUTAUXPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDHPLOUTAUXPWRUP_VAUDP32_MASK_SFT (0x1 << 2)
- #define RG_AUDHPROUTAUXPWRUP_VAUDP32_SFT 3
- #define RG_AUDHPROUTAUXPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDHPROUTAUXPWRUP_VAUDP32_MASK_SFT (0x1 << 3)
- #define RG_HPLAUXFBRSW_EN_VAUDP32_SFT 4
- #define RG_HPLAUXFBRSW_EN_VAUDP32_MASK 0x1
- #define RG_HPLAUXFBRSW_EN_VAUDP32_MASK_SFT (0x1 << 4)
- #define RG_HPRAUXFBRSW_EN_VAUDP32_SFT 5
- #define RG_HPRAUXFBRSW_EN_VAUDP32_MASK 0x1
- #define RG_HPRAUXFBRSW_EN_VAUDP32_MASK_SFT (0x1 << 5)
- #define RG_HPLSHORT2HPLAUX_EN_VAUDP32_SFT 6
- #define RG_HPLSHORT2HPLAUX_EN_VAUDP32_MASK 0x1
- #define RG_HPLSHORT2HPLAUX_EN_VAUDP32_MASK_SFT (0x1 << 6)
- #define RG_HPRSHORT2HPRAUX_EN_VAUDP32_SFT 7
- #define RG_HPRSHORT2HPRAUX_EN_VAUDP32_MASK 0x1
- #define RG_HPRSHORT2HPRAUX_EN_VAUDP32_MASK_SFT (0x1 << 7)
- #define RG_HPLOUTSTGCTRL_VAUDP32_SFT 8
- #define RG_HPLOUTSTGCTRL_VAUDP32_MASK 0x7
- #define RG_HPLOUTSTGCTRL_VAUDP32_MASK_SFT (0x7 << 8)
- #define RG_HPROUTSTGCTRL_VAUDP32_SFT 12
- #define RG_HPROUTSTGCTRL_VAUDP32_MASK 0x7
- #define RG_HPROUTSTGCTRL_VAUDP32_MASK_SFT (0x7 << 12)
- /* AUDDEC_ANA_CON2 */
- #define RG_HPLOUTPUTSTBENH_VAUDP32_SFT 0
- #define RG_HPLOUTPUTSTBENH_VAUDP32_MASK 0x7
- #define RG_HPLOUTPUTSTBENH_VAUDP32_MASK_SFT (0x7 << 0)
- #define RG_HPROUTPUTSTBENH_VAUDP32_SFT 4
- #define RG_HPROUTPUTSTBENH_VAUDP32_MASK 0x7
- #define RG_HPROUTPUTSTBENH_VAUDP32_MASK_SFT (0x7 << 4)
- #define RG_AUDHPSTARTUP_VAUDP32_SFT 7
- #define RG_AUDHPSTARTUP_VAUDP32_MASK 0x1
- #define RG_AUDHPSTARTUP_VAUDP32_MASK_SFT (0x1 << 7)
- #define RG_AUDREFN_DERES_EN_VAUDP32_SFT 8
- #define RG_AUDREFN_DERES_EN_VAUDP32_MASK 0x1
- #define RG_AUDREFN_DERES_EN_VAUDP32_MASK_SFT (0x1 << 8)
- #define RG_HPINPUTSTBENH_VAUDP32_SFT 9
- #define RG_HPINPUTSTBENH_VAUDP32_MASK 0x1
- #define RG_HPINPUTSTBENH_VAUDP32_MASK_SFT (0x1 << 9)
- #define RG_HPINPUTRESET0_VAUDP32_SFT 10
- #define RG_HPINPUTRESET0_VAUDP32_MASK 0x1
- #define RG_HPINPUTRESET0_VAUDP32_MASK_SFT (0x1 << 10)
- #define RG_HPOUTPUTRESET0_VAUDP32_SFT 11
- #define RG_HPOUTPUTRESET0_VAUDP32_MASK 0x1
- #define RG_HPOUTPUTRESET0_VAUDP32_MASK_SFT (0x1 << 11)
- #define RG_HPPSHORT2VCM_VAUDP32_SFT 12
- #define RG_HPPSHORT2VCM_VAUDP32_MASK 0x7
- #define RG_HPPSHORT2VCM_VAUDP32_MASK_SFT (0x7 << 12)
- #define RG_AUDHPTRIM_EN_VAUDP32_SFT 15
- #define RG_AUDHPTRIM_EN_VAUDP32_MASK 0x1
- #define RG_AUDHPTRIM_EN_VAUDP32_MASK_SFT (0x1 << 15)
- /* AUDDEC_ANA_CON3 */
- #define RG_AUDHPLTRIM_VAUDP32_SFT 0
- #define RG_AUDHPLTRIM_VAUDP32_MASK 0x1f
- #define RG_AUDHPLTRIM_VAUDP32_MASK_SFT (0x1f << 0)
- #define RG_AUDHPLFINETRIM_VAUDP32_SFT 5
- #define RG_AUDHPLFINETRIM_VAUDP32_MASK 0x7
- #define RG_AUDHPLFINETRIM_VAUDP32_MASK_SFT (0x7 << 5)
- #define RG_AUDHPRTRIM_VAUDP32_SFT 8
- #define RG_AUDHPRTRIM_VAUDP32_MASK 0x1f
- #define RG_AUDHPRTRIM_VAUDP32_MASK_SFT (0x1f << 8)
- #define RG_AUDHPRFINETRIM_VAUDP32_SFT 13
- #define RG_AUDHPRFINETRIM_VAUDP32_MASK 0x7
- #define RG_AUDHPRFINETRIM_VAUDP32_MASK_SFT (0x7 << 13)
- /* AUDDEC_ANA_CON4 */
- #define RG_AUDHPDIFFINPBIASADJ_VAUDP32_SFT 0
- #define RG_AUDHPDIFFINPBIASADJ_VAUDP32_MASK 0x7
- #define RG_AUDHPDIFFINPBIASADJ_VAUDP32_MASK_SFT (0x7 << 0)
- #define RG_AUDHPLFCOMPRESSEL_VAUDP32_SFT 4
- #define RG_AUDHPLFCOMPRESSEL_VAUDP32_MASK 0x7
- #define RG_AUDHPLFCOMPRESSEL_VAUDP32_MASK_SFT (0x7 << 4)
- #define RG_AUDHPHFCOMPRESSEL_VAUDP32_SFT 8
- #define RG_AUDHPHFCOMPRESSEL_VAUDP32_MASK 0x7
- #define RG_AUDHPHFCOMPRESSEL_VAUDP32_MASK_SFT (0x7 << 8)
- #define RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_SFT 12
- #define RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_MASK 0x3
- #define RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_MASK_SFT (0x3 << 12)
- #define RG_AUDHPCOMP_EN_VAUDP32_SFT 15
- #define RG_AUDHPCOMP_EN_VAUDP32_MASK 0x1
- #define RG_AUDHPCOMP_EN_VAUDP32_MASK_SFT (0x1 << 15)
- /* AUDDEC_ANA_CON5 */
- #define RG_AUDHPDECMGAINADJ_VAUDP32_SFT 0
- #define RG_AUDHPDECMGAINADJ_VAUDP32_MASK 0x7
- #define RG_AUDHPDECMGAINADJ_VAUDP32_MASK_SFT (0x7 << 0)
- #define RG_AUDHPDEDMGAINADJ_VAUDP32_SFT 4
- #define RG_AUDHPDEDMGAINADJ_VAUDP32_MASK 0x7
- #define RG_AUDHPDEDMGAINADJ_VAUDP32_MASK_SFT (0x7 << 4)
- /* AUDDEC_ANA_CON6 */
- #define RG_AUDHSPWRUP_VAUDP32_SFT 0
- #define RG_AUDHSPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDHSPWRUP_VAUDP32_MASK_SFT (0x1 << 0)
- #define RG_AUDHSPWRUP_IBIAS_VAUDP32_SFT 1
- #define RG_AUDHSPWRUP_IBIAS_VAUDP32_MASK 0x1
- #define RG_AUDHSPWRUP_IBIAS_VAUDP32_MASK_SFT (0x1 << 1)
- #define RG_AUDHSMUXINPUTSEL_VAUDP32_SFT 2
- #define RG_AUDHSMUXINPUTSEL_VAUDP32_MASK 0x3
- #define RG_AUDHSMUXINPUTSEL_VAUDP32_MASK_SFT (0x3 << 2)
- #define RG_AUDHSSCDISABLE_VAUDP32_SFT 4
- #define RG_AUDHSSCDISABLE_VAUDP32_MASK 0x1
- #define RG_AUDHSSCDISABLE_VAUDP32_MASK_SFT (0x1 << 4)
- #define RG_AUDHSBSCCURRENT_VAUDP32_SFT 5
- #define RG_AUDHSBSCCURRENT_VAUDP32_MASK 0x1
- #define RG_AUDHSBSCCURRENT_VAUDP32_MASK_SFT (0x1 << 5)
- #define RG_AUDHSSTARTUP_VAUDP32_SFT 6
- #define RG_AUDHSSTARTUP_VAUDP32_MASK 0x1
- #define RG_AUDHSSTARTUP_VAUDP32_MASK_SFT (0x1 << 6)
- #define RG_HSOUTPUTSTBENH_VAUDP32_SFT 7
- #define RG_HSOUTPUTSTBENH_VAUDP32_MASK 0x1
- #define RG_HSOUTPUTSTBENH_VAUDP32_MASK_SFT (0x1 << 7)
- #define RG_HSINPUTSTBENH_VAUDP32_SFT 8
- #define RG_HSINPUTSTBENH_VAUDP32_MASK 0x1
- #define RG_HSINPUTSTBENH_VAUDP32_MASK_SFT (0x1 << 8)
- #define RG_HSINPUTRESET0_VAUDP32_SFT 9
- #define RG_HSINPUTRESET0_VAUDP32_MASK 0x1
- #define RG_HSINPUTRESET0_VAUDP32_MASK_SFT (0x1 << 9)
- #define RG_HSOUTPUTRESET0_VAUDP32_SFT 10
- #define RG_HSOUTPUTRESET0_VAUDP32_MASK 0x1
- #define RG_HSOUTPUTRESET0_VAUDP32_MASK_SFT (0x1 << 10)
- #define RG_HSOUT_SHORTVCM_VAUDP32_SFT 11
- #define RG_HSOUT_SHORTVCM_VAUDP32_MASK 0x1
- #define RG_HSOUT_SHORTVCM_VAUDP32_MASK_SFT (0x1 << 11)
- /* AUDDEC_ANA_CON7 */
- #define RG_AUDLOLPWRUP_VAUDP32_SFT 0
- #define RG_AUDLOLPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDLOLPWRUP_VAUDP32_MASK_SFT (0x1 << 0)
- #define RG_AUDLOLPWRUP_IBIAS_VAUDP32_SFT 1
- #define RG_AUDLOLPWRUP_IBIAS_VAUDP32_MASK 0x1
- #define RG_AUDLOLPWRUP_IBIAS_VAUDP32_MASK_SFT (0x1 << 1)
- #define RG_AUDLOLMUXINPUTSEL_VAUDP32_SFT 2
- #define RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK 0x3
- #define RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK_SFT (0x3 << 2)
- #define RG_AUDLOLSCDISABLE_VAUDP32_SFT 4
- #define RG_AUDLOLSCDISABLE_VAUDP32_MASK 0x1
- #define RG_AUDLOLSCDISABLE_VAUDP32_MASK_SFT (0x1 << 4)
- #define RG_AUDLOLBSCCURRENT_VAUDP32_SFT 5
- #define RG_AUDLOLBSCCURRENT_VAUDP32_MASK 0x1
- #define RG_AUDLOLBSCCURRENT_VAUDP32_MASK_SFT (0x1 << 5)
- #define RG_AUDLOSTARTUP_VAUDP32_SFT 6
- #define RG_AUDLOSTARTUP_VAUDP32_MASK 0x1
- #define RG_AUDLOSTARTUP_VAUDP32_MASK_SFT (0x1 << 6)
- #define RG_LOINPUTSTBENH_VAUDP32_SFT 7
- #define RG_LOINPUTSTBENH_VAUDP32_MASK 0x1
- #define RG_LOINPUTSTBENH_VAUDP32_MASK_SFT (0x1 << 7)
- #define RG_LOOUTPUTSTBENH_VAUDP32_SFT 8
- #define RG_LOOUTPUTSTBENH_VAUDP32_MASK 0x1
- #define RG_LOOUTPUTSTBENH_VAUDP32_MASK_SFT (0x1 << 8)
- #define RG_LOINPUTRESET0_VAUDP32_SFT 9
- #define RG_LOINPUTRESET0_VAUDP32_MASK 0x1
- #define RG_LOINPUTRESET0_VAUDP32_MASK_SFT (0x1 << 9)
- #define RG_LOOUTPUTRESET0_VAUDP32_SFT 10
- #define RG_LOOUTPUTRESET0_VAUDP32_MASK 0x1
- #define RG_LOOUTPUTRESET0_VAUDP32_MASK_SFT (0x1 << 10)
- #define RG_LOOUT_SHORTVCM_VAUDP32_SFT 11
- #define RG_LOOUT_SHORTVCM_VAUDP32_MASK 0x1
- #define RG_LOOUT_SHORTVCM_VAUDP32_MASK_SFT (0x1 << 11)
- #define RG_AUDDACTPWRUP_VAUDP32_SFT 12
- #define RG_AUDDACTPWRUP_VAUDP32_MASK 0x1
- #define RG_AUDDACTPWRUP_VAUDP32_MASK_SFT (0x1 << 12)
- #define RG_AUD_DAC_PWT_UP_VA32_SFT 13
- #define RG_AUD_DAC_PWT_UP_VA32_MASK 0x1
- #define RG_AUD_DAC_PWT_UP_VA32_MASK_SFT (0x1 << 13)
- /* AUDDEC_ANA_CON8 */
- #define RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_SFT 0
- #define RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK 0xf
- #define RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK_SFT (0xf << 0)
- #define RG_AUDTRIMBUF_GAINSEL_VAUDP32_SFT 4
- #define RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK 0x3
- #define RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK_SFT (0x3 << 4)
- #define RG_AUDTRIMBUF_EN_VAUDP32_SFT 6
- #define RG_AUDTRIMBUF_EN_VAUDP32_MASK 0x1
- #define RG_AUDTRIMBUF_EN_VAUDP32_MASK_SFT (0x1 << 6)
- #define RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_SFT 8
- #define RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_MASK 0x3
- #define RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_MASK_SFT (0x3 << 8)
- #define RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_SFT 10
- #define RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_MASK 0x3
- #define RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_MASK_SFT (0x3 << 10)
- #define RG_AUDHPSPKDET_EN_VAUDP32_SFT 12
- #define RG_AUDHPSPKDET_EN_VAUDP32_MASK 0x1
- #define RG_AUDHPSPKDET_EN_VAUDP32_MASK_SFT (0x1 << 12)
- /* AUDDEC_ANA_CON9 */
- #define RG_ABIDEC_RSVD0_VA32_SFT 0
- #define RG_ABIDEC_RSVD0_VA32_MASK 0xff
- #define RG_ABIDEC_RSVD0_VA32_MASK_SFT (0xff << 0)
- #define RG_ABIDEC_RSVD0_VAUDP32_SFT 8
- #define RG_ABIDEC_RSVD0_VAUDP32_MASK 0xff
- #define RG_ABIDEC_RSVD0_VAUDP32_MASK_SFT (0xff << 8)
- /* AUDDEC_ANA_CON10 */
- #define RG_ABIDEC_RSVD1_VAUDP32_SFT 0
- #define RG_ABIDEC_RSVD1_VAUDP32_MASK 0xff
- #define RG_ABIDEC_RSVD1_VAUDP32_MASK_SFT (0xff << 0)
- #define RG_ABIDEC_RSVD2_VAUDP32_SFT 8
- #define RG_ABIDEC_RSVD2_VAUDP32_MASK 0xff
- #define RG_ABIDEC_RSVD2_VAUDP32_MASK_SFT (0xff << 8)
- /* AUDDEC_ANA_CON11 */
- #define RG_AUDZCDMUXSEL_VAUDP32_SFT 0
- #define RG_AUDZCDMUXSEL_VAUDP32_MASK 0x7
- #define RG_AUDZCDMUXSEL_VAUDP32_MASK_SFT (0x7 << 0)
- #define RG_AUDZCDCLKSEL_VAUDP32_SFT 3
- #define RG_AUDZCDCLKSEL_VAUDP32_MASK 0x1
- #define RG_AUDZCDCLKSEL_VAUDP32_MASK_SFT (0x1 << 3)
- #define RG_AUDBIASADJ_0_VAUDP32_SFT 7
- #define RG_AUDBIASADJ_0_VAUDP32_MASK 0x1ff
- #define RG_AUDBIASADJ_0_VAUDP32_MASK_SFT (0x1ff << 7)
- /* AUDDEC_ANA_CON12 */
- #define RG_AUDBIASADJ_1_VAUDP32_SFT 0
- #define RG_AUDBIASADJ_1_VAUDP32_MASK 0xff
- #define RG_AUDBIASADJ_1_VAUDP32_MASK_SFT (0xff << 0)
- #define RG_AUDIBIASPWRDN_VAUDP32_SFT 8
- #define RG_AUDIBIASPWRDN_VAUDP32_MASK 0x1
- #define RG_AUDIBIASPWRDN_VAUDP32_MASK_SFT (0x1 << 8)
- /* AUDDEC_ANA_CON13 */
- #define RG_RSTB_DECODER_VA32_SFT 0
- #define RG_RSTB_DECODER_VA32_MASK 0x1
- #define RG_RSTB_DECODER_VA32_MASK_SFT (0x1 << 0)
- #define RG_SEL_DECODER_96K_VA32_SFT 1
- #define RG_SEL_DECODER_96K_VA32_MASK 0x1
- #define RG_SEL_DECODER_96K_VA32_MASK_SFT (0x1 << 1)
- #define RG_SEL_DELAY_VCORE_SFT 2
- #define RG_SEL_DELAY_VCORE_MASK 0x1
- #define RG_SEL_DELAY_VCORE_MASK_SFT (0x1 << 2)
- #define RG_AUDGLB_PWRDN_VA32_SFT 4
- #define RG_AUDGLB_PWRDN_VA32_MASK 0x1
- #define RG_AUDGLB_PWRDN_VA32_MASK_SFT (0x1 << 4)
- #define RG_AUDGLB_LP_VOW_EN_VA32_SFT 5
- #define RG_AUDGLB_LP_VOW_EN_VA32_MASK 0x1
- #define RG_AUDGLB_LP_VOW_EN_VA32_MASK_SFT (0x1 << 5)
- #define RG_AUDGLB_LP2_VOW_EN_VA32_SFT 6
- #define RG_AUDGLB_LP2_VOW_EN_VA32_MASK 0x1
- #define RG_AUDGLB_LP2_VOW_EN_VA32_MASK_SFT (0x1 << 6)
- /* AUDDEC_ANA_CON14 */
- #define RG_LCLDO_DEC_EN_VA32_SFT 0
- #define RG_LCLDO_DEC_EN_VA32_MASK 0x1
- #define RG_LCLDO_DEC_EN_VA32_MASK_SFT (0x1 << 0)
- #define RG_LCLDO_DEC_PDDIS_EN_VA18_SFT 1
- #define RG_LCLDO_DEC_PDDIS_EN_VA18_MASK 0x1
- #define RG_LCLDO_DEC_PDDIS_EN_VA18_MASK_SFT (0x1 << 1)
- #define RG_LCLDO_DEC_REMOTE_SENSE_VA18_SFT 2
- #define RG_LCLDO_DEC_REMOTE_SENSE_VA18_MASK 0x1
- #define RG_LCLDO_DEC_REMOTE_SENSE_VA18_MASK_SFT (0x1 << 2)
- #define RG_NVREG_EN_VAUDP32_SFT 4
- #define RG_NVREG_EN_VAUDP32_MASK 0x1
- #define RG_NVREG_EN_VAUDP32_MASK_SFT (0x1 << 4)
- #define RG_NVREG_PULL0V_VAUDP32_SFT 5
- #define RG_NVREG_PULL0V_VAUDP32_MASK 0x1
- #define RG_NVREG_PULL0V_VAUDP32_MASK_SFT (0x1 << 5)
- #define RG_AUDPMU_RSVD_VA18_SFT 8
- #define RG_AUDPMU_RSVD_VA18_MASK 0xff
- #define RG_AUDPMU_RSVD_VA18_MASK_SFT (0xff << 8)
- /* MT6359_ZCD_CON0 */
- #define RG_AUDZCDENABLE_SFT 0
- #define RG_AUDZCDENABLE_MASK 0x1
- #define RG_AUDZCDENABLE_MASK_SFT (0x1 << 0)
- #define RG_AUDZCDGAINSTEPTIME_SFT 1
- #define RG_AUDZCDGAINSTEPTIME_MASK 0x7
- #define RG_AUDZCDGAINSTEPTIME_MASK_SFT (0x7 << 1)
- #define RG_AUDZCDGAINSTEPSIZE_SFT 4
- #define RG_AUDZCDGAINSTEPSIZE_MASK 0x3
- #define RG_AUDZCDGAINSTEPSIZE_MASK_SFT (0x3 << 4)
- #define RG_AUDZCDTIMEOUTMODESEL_SFT 6
- #define RG_AUDZCDTIMEOUTMODESEL_MASK 0x1
- #define RG_AUDZCDTIMEOUTMODESEL_MASK_SFT (0x1 << 6)
- /* MT6359_ZCD_CON1 */
- #define RG_AUDLOLGAIN_SFT 0
- #define RG_AUDLOLGAIN_MASK 0x1f
- #define RG_AUDLOLGAIN_MASK_SFT (0x1f << 0)
- #define RG_AUDLORGAIN_SFT 7
- #define RG_AUDLORGAIN_MASK 0x1f
- #define RG_AUDLORGAIN_MASK_SFT (0x1f << 7)
- /* MT6359_ZCD_CON2 */
- #define RG_AUDHPLGAIN_SFT 0
- #define RG_AUDHPLGAIN_MASK 0x1f
- #define RG_AUDHPLGAIN_MASK_SFT (0x1f << 0)
- #define RG_AUDHPRGAIN_SFT 7
- #define RG_AUDHPRGAIN_MASK 0x1f
- #define RG_AUDHPRGAIN_MASK_SFT (0x1f << 7)
- /* MT6359_ZCD_CON3 */
- #define RG_AUDHSGAIN_SFT 0
- #define RG_AUDHSGAIN_MASK 0x1f
- #define RG_AUDHSGAIN_MASK_SFT (0x1f << 0)
- /* MT6359_ZCD_CON4 */
- #define RG_AUDIVLGAIN_SFT 0
- #define RG_AUDIVLGAIN_MASK 0x7
- #define RG_AUDIVLGAIN_MASK_SFT (0x7 << 0)
- #define RG_AUDIVRGAIN_SFT 8
- #define RG_AUDIVRGAIN_MASK 0x7
- #define RG_AUDIVRGAIN_MASK_SFT (0x7 << 8)
- /* MT6359_ZCD_CON5 */
- #define RG_AUDINTGAIN1_SFT 0
- #define RG_AUDINTGAIN1_MASK 0x3f
- #define RG_AUDINTGAIN1_MASK_SFT (0x3f << 0)
- #define RG_AUDINTGAIN2_SFT 8
- #define RG_AUDINTGAIN2_MASK 0x3f
- #define RG_AUDINTGAIN2_MASK_SFT (0x3f << 8)
- /* audio register */
- #define MT6359_GPIO_DIR0 0x88
- #define MT6359_GPIO_DIR0_SET 0x8a
- #define MT6359_GPIO_DIR0_CLR 0x8c
- #define MT6359_GPIO_DIR1 0x8e
- #define MT6359_GPIO_DIR1_SET 0x90
- #define MT6359_GPIO_DIR1_CLR 0x92
- #define MT6359_DCXO_CW11 0x7a6
- #define MT6359_DCXO_CW12 0x7a8
- #define MT6359_GPIO_MODE0 0xcc
- #define MT6359_GPIO_MODE0_SET 0xce
- #define MT6359_GPIO_MODE0_CLR 0xd0
- #define MT6359_GPIO_MODE1 0xd2
- #define MT6359_GPIO_MODE1_SET 0xd4
- #define MT6359_GPIO_MODE1_CLR 0xd6
- #define MT6359_GPIO_MODE2 0xd8
- #define MT6359_GPIO_MODE2_SET 0xda
- #define MT6359_GPIO_MODE2_CLR 0xdc
- #define MT6359_GPIO_MODE3 0xde
- #define MT6359_GPIO_MODE3_SET 0xe0
- #define MT6359_GPIO_MODE3_CLR 0xe2
- #define MT6359_GPIO_MODE4 0xe4
- #define MT6359_GPIO_MODE4_SET 0xe6
- #define MT6359_GPIO_MODE4_CLR 0xe8
- #define MT6359_AUD_TOP_ID 0x2300
- #define MT6359_AUD_TOP_REV0 0x2302
- #define MT6359_AUD_TOP_DBI 0x2304
- #define MT6359_AUD_TOP_DXI 0x2306
- #define MT6359_AUD_TOP_CKPDN_TPM0 0x2308
- #define MT6359_AUD_TOP_CKPDN_TPM1 0x230a
- #define MT6359_AUD_TOP_CKPDN_CON0 0x230c
- #define MT6359_AUD_TOP_CKPDN_CON0_SET 0x230e
- #define MT6359_AUD_TOP_CKPDN_CON0_CLR 0x2310
- #define MT6359_AUD_TOP_CKSEL_CON0 0x2312
- #define MT6359_AUD_TOP_CKSEL_CON0_SET 0x2314
- #define MT6359_AUD_TOP_CKSEL_CON0_CLR 0x2316
- #define MT6359_AUD_TOP_CKTST_CON0 0x2318
- #define MT6359_AUD_TOP_CLK_HWEN_CON0 0x231a
- #define MT6359_AUD_TOP_CLK_HWEN_CON0_SET 0x231c
- #define MT6359_AUD_TOP_CLK_HWEN_CON0_CLR 0x231e
- #define MT6359_AUD_TOP_RST_CON0 0x2320
- #define MT6359_AUD_TOP_RST_CON0_SET 0x2322
- #define MT6359_AUD_TOP_RST_CON0_CLR 0x2324
- #define MT6359_AUD_TOP_RST_BANK_CON0 0x2326
- #define MT6359_AUD_TOP_INT_CON0 0x2328
- #define MT6359_AUD_TOP_INT_CON0_SET 0x232a
- #define MT6359_AUD_TOP_INT_CON0_CLR 0x232c
- #define MT6359_AUD_TOP_INT_MASK_CON0 0x232e
- #define MT6359_AUD_TOP_INT_MASK_CON0_SET 0x2330
- #define MT6359_AUD_TOP_INT_MASK_CON0_CLR 0x2332
- #define MT6359_AUD_TOP_INT_STATUS0 0x2334
- #define MT6359_AUD_TOP_INT_RAW_STATUS0 0x2336
- #define MT6359_AUD_TOP_INT_MISC_CON0 0x2338
- #define MT6359_AUD_TOP_MON_CON0 0x233a
- #define MT6359_AUDIO_DIG_DSN_ID 0x2380
- #define MT6359_AUDIO_DIG_DSN_REV0 0x2382
- #define MT6359_AUDIO_DIG_DSN_DBI 0x2384
- #define MT6359_AUDIO_DIG_DSN_DXI 0x2386
- #define MT6359_AFE_UL_DL_CON0 0x2388
- #define MT6359_AFE_DL_SRC2_CON0_L 0x238a
- #define MT6359_AFE_UL_SRC_CON0_H 0x238c
- #define MT6359_AFE_UL_SRC_CON0_L 0x238e
- #define MT6359_AFE_ADDA6_L_SRC_CON0_H 0x2390
- #define MT6359_AFE_ADDA6_UL_SRC_CON0_L 0x2392
- #define MT6359_AFE_TOP_CON0 0x2394
- #define MT6359_AUDIO_TOP_CON0 0x2396
- #define MT6359_AFE_MON_DEBUG0 0x2398
- #define MT6359_AFUNC_AUD_CON0 0x239a
- #define MT6359_AFUNC_AUD_CON1 0x239c
- #define MT6359_AFUNC_AUD_CON2 0x239e
- #define MT6359_AFUNC_AUD_CON3 0x23a0
- #define MT6359_AFUNC_AUD_CON4 0x23a2
- #define MT6359_AFUNC_AUD_CON5 0x23a4
- #define MT6359_AFUNC_AUD_CON6 0x23a6
- #define MT6359_AFUNC_AUD_CON7 0x23a8
- #define MT6359_AFUNC_AUD_CON8 0x23aa
- #define MT6359_AFUNC_AUD_CON9 0x23ac
- #define MT6359_AFUNC_AUD_CON10 0x23ae
- #define MT6359_AFUNC_AUD_CON11 0x23b0
- #define MT6359_AFUNC_AUD_CON12 0x23b2
- #define MT6359_AFUNC_AUD_MON0 0x23b4
- #define MT6359_AFUNC_AUD_MON1 0x23b6
- #define MT6359_AUDRC_TUNE_MON0 0x23b8
- #define MT6359_AFE_ADDA_MTKAIF_FIFO_CFG0 0x23ba
- #define MT6359_AFE_ADDA_MTKAIF_FIFO_LOG_MON1 0x23bc
- #define MT6359_AFE_ADDA_MTKAIF_MON0 0x23be
- #define MT6359_AFE_ADDA_MTKAIF_MON1 0x23c0
- #define MT6359_AFE_ADDA_MTKAIF_MON2 0x23c2
- #define MT6359_AFE_ADDA6_MTKAIF_MON3 0x23c4
- #define MT6359_AFE_ADDA_MTKAIF_MON4 0x23c6
- #define MT6359_AFE_ADDA_MTKAIF_MON5 0x23c8
- #define MT6359_AFE_ADDA_MTKAIF_CFG0 0x23ca
- #define MT6359_AFE_ADDA_MTKAIF_RX_CFG0 0x23cc
- #define MT6359_AFE_ADDA_MTKAIF_RX_CFG1 0x23ce
- #define MT6359_AFE_ADDA_MTKAIF_RX_CFG2 0x23d0
- #define MT6359_AFE_ADDA_MTKAIF_RX_CFG3 0x23d2
- #define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG0 0x23d4
- #define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG1 0x23d6
- #define MT6359_AFE_SGEN_CFG0 0x23d8
- #define MT6359_AFE_SGEN_CFG1 0x23da
- #define MT6359_AFE_ADC_ASYNC_FIFO_CFG 0x23dc
- #define MT6359_AFE_ADC_ASYNC_FIFO_CFG1 0x23de
- #define MT6359_AFE_DCCLK_CFG0 0x23e0
- #define MT6359_AFE_DCCLK_CFG1 0x23e2
- #define MT6359_AUDIO_DIG_CFG 0x23e4
- #define MT6359_AUDIO_DIG_CFG1 0x23e6
- #define MT6359_AFE_AUD_PAD_TOP 0x23e8
- #define MT6359_AFE_AUD_PAD_TOP_MON 0x23ea
- #define MT6359_AFE_AUD_PAD_TOP_MON1 0x23ec
- #define MT6359_AFE_AUD_PAD_TOP_MON2 0x23ee
- #define MT6359_AFE_DL_NLE_CFG 0x23f0
- #define MT6359_AFE_DL_NLE_MON 0x23f2
- #define MT6359_AFE_CG_EN_MON 0x23f4
- #define MT6359_AFE_MIC_ARRAY_CFG 0x23f6
- #define MT6359_AFE_CHOP_CFG0 0x23f8
- #define MT6359_AFE_MTKAIF_MUX_CFG 0x23fa
- #define MT6359_AUDIO_DIG_2ND_DSN_ID 0x2400
- #define MT6359_AUDIO_DIG_2ND_DSN_REV0 0x2402
- #define MT6359_AUDIO_DIG_2ND_DSN_DBI 0x2404
- #define MT6359_AUDIO_DIG_2ND_DSN_DXI 0x2406
- #define MT6359_AFE_PMIC_NEWIF_CFG3 0x2408
- #define MT6359_AUDIO_DIG_3RD_DSN_ID 0x2480
- #define MT6359_AUDIO_DIG_3RD_DSN_REV0 0x2482
- #define MT6359_AUDIO_DIG_3RD_DSN_DBI 0x2484
- #define MT6359_AUDIO_DIG_3RD_DSN_DXI 0x2486
- #define MT6359_AFE_NCP_CFG0 0x24de
- #define MT6359_AFE_NCP_CFG1 0x24e0
- #define MT6359_AFE_NCP_CFG2 0x24e2
- #define MT6359_AUDENC_DSN_ID 0x2500
- #define MT6359_AUDENC_DSN_REV0 0x2502
- #define MT6359_AUDENC_DSN_DBI 0x2504
- #define MT6359_AUDENC_DSN_FPI 0x2506
- #define MT6359_AUDENC_ANA_CON0 0x2508
- #define MT6359_AUDENC_ANA_CON1 0x250a
- #define MT6359_AUDENC_ANA_CON2 0x250c
- #define MT6359_AUDENC_ANA_CON3 0x250e
- #define MT6359_AUDENC_ANA_CON4 0x2510
- #define MT6359_AUDENC_ANA_CON5 0x2512
- #define MT6359_AUDENC_ANA_CON6 0x2514
- #define MT6359_AUDENC_ANA_CON7 0x2516
- #define MT6359_AUDENC_ANA_CON8 0x2518
- #define MT6359_AUDENC_ANA_CON9 0x251a
- #define MT6359_AUDENC_ANA_CON10 0x251c
- #define MT6359_AUDENC_ANA_CON11 0x251e
- #define MT6359_AUDENC_ANA_CON12 0x2520
- #define MT6359_AUDENC_ANA_CON13 0x2522
- #define MT6359_AUDENC_ANA_CON14 0x2524
- #define MT6359_AUDENC_ANA_CON15 0x2526
- #define MT6359_AUDENC_ANA_CON16 0x2528
- #define MT6359_AUDENC_ANA_CON17 0x252a
- #define MT6359_AUDENC_ANA_CON18 0x252c
- #define MT6359_AUDENC_ANA_CON19 0x252e
- #define MT6359_AUDENC_ANA_CON20 0x2530
- #define MT6359_AUDENC_ANA_CON21 0x2532
- #define MT6359_AUDENC_ANA_CON22 0x2534
- #define MT6359_AUDENC_ANA_CON23 0x2536
- #define MT6359_AUDDEC_DSN_ID 0x2580
- #define MT6359_AUDDEC_DSN_REV0 0x2582
- #define MT6359_AUDDEC_DSN_DBI 0x2584
- #define MT6359_AUDDEC_DSN_FPI 0x2586
- #define MT6359_AUDDEC_ANA_CON0 0x2588
- #define MT6359_AUDDEC_ANA_CON1 0x258a
- #define MT6359_AUDDEC_ANA_CON2 0x258c
- #define MT6359_AUDDEC_ANA_CON3 0x258e
- #define MT6359_AUDDEC_ANA_CON4 0x2590
- #define MT6359_AUDDEC_ANA_CON5 0x2592
- #define MT6359_AUDDEC_ANA_CON6 0x2594
- #define MT6359_AUDDEC_ANA_CON7 0x2596
- #define MT6359_AUDDEC_ANA_CON8 0x2598
- #define MT6359_AUDDEC_ANA_CON9 0x259a
- #define MT6359_AUDDEC_ANA_CON10 0x259c
- #define MT6359_AUDDEC_ANA_CON11 0x259e
- #define MT6359_AUDDEC_ANA_CON12 0x25a0
- #define MT6359_AUDDEC_ANA_CON13 0x25a2
- #define MT6359_AUDDEC_ANA_CON14 0x25a4
- #define MT6359_AUDZCD_DSN_ID 0x2600
- #define MT6359_AUDZCD_DSN_REV0 0x2602
- #define MT6359_AUDZCD_DSN_DBI 0x2604
- #define MT6359_AUDZCD_DSN_FPI 0x2606
- #define MT6359_ZCD_CON0 0x2608
- #define MT6359_ZCD_CON1 0x260a
- #define MT6359_ZCD_CON2 0x260c
- #define MT6359_ZCD_CON3 0x260e
- #define MT6359_ZCD_CON4 0x2610
- #define MT6359_ZCD_CON5 0x2612
- #define MT6359_ACCDET_DSN_DIG_ID 0x2680
- #define MT6359_ACCDET_DSN_DIG_REV0 0x2682
- #define MT6359_ACCDET_DSN_DBI 0x2684
- #define MT6359_ACCDET_DSN_FPI 0x2686
- #define MT6359_ACCDET_CON0 0x2688
- #define MT6359_ACCDET_CON1 0x268a
- #define MT6359_ACCDET_CON2 0x268c
- #define MT6359_ACCDET_CON3 0x268e
- #define MT6359_ACCDET_CON4 0x2690
- #define MT6359_ACCDET_CON5 0x2692
- #define MT6359_ACCDET_CON6 0x2694
- #define MT6359_ACCDET_CON7 0x2696
- #define MT6359_ACCDET_CON8 0x2698
- #define MT6359_ACCDET_CON9 0x269a
- #define MT6359_ACCDET_CON10 0x269c
- #define MT6359_ACCDET_CON11 0x269e
- #define MT6359_ACCDET_CON12 0x26a0
- #define MT6359_ACCDET_CON13 0x26a2
- #define MT6359_ACCDET_CON14 0x26a4
- #define MT6359_ACCDET_CON15 0x26a6
- #define MT6359_ACCDET_CON16 0x26a8
- #define MT6359_ACCDET_CON17 0x26aa
- #define MT6359_ACCDET_CON18 0x26ac
- #define MT6359_ACCDET_CON19 0x26ae
- #define MT6359_ACCDET_CON20 0x26b0
- #define MT6359_ACCDET_CON21 0x26b2
- #define MT6359_ACCDET_CON22 0x26b4
- #define MT6359_ACCDET_CON23 0x26b6
- #define MT6359_ACCDET_CON24 0x26b8
- #define MT6359_ACCDET_CON25 0x26ba
- #define MT6359_ACCDET_CON26 0x26bc
- #define MT6359_ACCDET_CON27 0x26be
- #define MT6359_ACCDET_CON28 0x26c0
- #define MT6359_ACCDET_CON29 0x26c2
- #define MT6359_ACCDET_CON30 0x26c4
- #define MT6359_ACCDET_CON31 0x26c6
- #define MT6359_ACCDET_CON32 0x26c8
- #define MT6359_ACCDET_CON33 0x26ca
- #define MT6359_ACCDET_CON34 0x26cc
- #define MT6359_ACCDET_CON35 0x26ce
- #define MT6359_ACCDET_CON36 0x26d0
- #define MT6359_ACCDET_CON37 0x26d2
- #define MT6359_ACCDET_CON38 0x26d4
- #define MT6359_ACCDET_CON39 0x26d6
- #define MT6359_ACCDET_CON40 0x26d8
- #define MT6359_MAX_REGISTER MT6359_ZCD_CON5
- /* dl bias */
- #define DRBIAS_MASK 0x7
- #define DRBIAS_HP_SFT (RG_AUDBIASADJ_0_VAUDP32_SFT + 0)
- #define DRBIAS_HP_MASK_SFT (DRBIAS_MASK << DRBIAS_HP_SFT)
- #define DRBIAS_HS_SFT (RG_AUDBIASADJ_0_VAUDP32_SFT + 3)
- #define DRBIAS_HS_MASK_SFT (DRBIAS_MASK << DRBIAS_HS_SFT)
- #define DRBIAS_LO_SFT (RG_AUDBIASADJ_0_VAUDP32_SFT + 6)
- #define DRBIAS_LO_MASK_SFT (DRBIAS_MASK << DRBIAS_LO_SFT)
- #define IBIAS_MASK 0x3
- #define IBIAS_HP_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 0)
- #define IBIAS_HP_MASK_SFT (IBIAS_MASK << IBIAS_HP_SFT)
- #define IBIAS_HS_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 2)
- #define IBIAS_HS_MASK_SFT (IBIAS_MASK << IBIAS_HS_SFT)
- #define IBIAS_LO_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 4)
- #define IBIAS_LO_MASK_SFT (IBIAS_MASK << IBIAS_LO_SFT)
- #define IBIAS_ZCD_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 6)
- #define IBIAS_ZCD_MASK_SFT (IBIAS_MASK << IBIAS_ZCD_SFT)
- /* dl gain */
- #define DL_GAIN_N_10DB_REG (DL_GAIN_N_10DB << 7 | DL_GAIN_N_10DB)
- #define DL_GAIN_N_22DB_REG (DL_GAIN_N_22DB << 7 | DL_GAIN_N_22DB)
- #define DL_GAIN_N_40DB_REG (DL_GAIN_N_40DB << 7 | DL_GAIN_N_40DB)
- #define DL_GAIN_REG_MASK 0x0f9f
- /* mic type mux */
- #define MT_SOC_ENUM_EXT_ID(xname, xenum, xhandler_get, xhandler_put, id) \
- { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .device = id,\
- .info = snd_soc_info_enum_double, \
- .get = xhandler_get, .put = xhandler_put, \
- .private_value = (unsigned long)&(xenum) }
- enum {
- MT6359_MTKAIF_PROTOCOL_1 = 0,
- MT6359_MTKAIF_PROTOCOL_2,
- MT6359_MTKAIF_PROTOCOL_2_CLK_P2,
- };
- enum {
- MT6359_AIF_1 = 0, /* dl: hp, rcv, hp+lo */
- MT6359_AIF_2, /* dl: lo only */
- MT6359_AIF_NUM,
- };
- enum {
- AUDIO_ANALOG_VOLUME_HSOUTL,
- AUDIO_ANALOG_VOLUME_HSOUTR,
- AUDIO_ANALOG_VOLUME_HPOUTL,
- AUDIO_ANALOG_VOLUME_HPOUTR,
- AUDIO_ANALOG_VOLUME_LINEOUTL,
- AUDIO_ANALOG_VOLUME_LINEOUTR,
- AUDIO_ANALOG_VOLUME_MICAMP1,
- AUDIO_ANALOG_VOLUME_MICAMP2,
- AUDIO_ANALOG_VOLUME_MICAMP3,
- AUDIO_ANALOG_VOLUME_TYPE_MAX
- };
- enum {
- MUX_MIC_TYPE_0, /* ain0, micbias 0 */
- MUX_MIC_TYPE_1, /* ain1, micbias 1 */
- MUX_MIC_TYPE_2, /* ain2/3, micbias 2 */
- MUX_PGA_L,
- MUX_PGA_R,
- MUX_PGA_3,
- MUX_HP,
- MUX_NUM,
- };
- enum {
- DEVICE_HP,
- DEVICE_LO,
- DEVICE_RCV,
- DEVICE_MIC1,
- DEVICE_MIC2,
- DEVICE_NUM
- };
- enum {
- HP_GAIN_CTL_ZCD = 0,
- HP_GAIN_CTL_NLE,
- HP_GAIN_CTL_NUM,
- };
- enum {
- HP_MUX_OPEN = 0,
- HP_MUX_HPSPK,
- HP_MUX_HP,
- HP_MUX_TEST_MODE,
- HP_MUX_HP_IMPEDANCE,
- HP_MUX_MASK = 0x7,
- };
- enum {
- RCV_MUX_OPEN = 0,
- RCV_MUX_MUTE,
- RCV_MUX_VOICE_PLAYBACK,
- RCV_MUX_TEST_MODE,
- RCV_MUX_MASK = 0x3,
- };
- enum {
- LO_MUX_OPEN = 0,
- LO_MUX_L_DAC,
- LO_MUX_3RD_DAC,
- LO_MUX_TEST_MODE,
- LO_MUX_MASK = 0x3,
- };
- /* Supply widget subseq */
- enum {
- /* common */
- SUPPLY_SEQ_CLK_BUF,
- SUPPLY_SEQ_AUD_GLB,
- SUPPLY_SEQ_HP_PULL_DOWN,
- SUPPLY_SEQ_CLKSQ,
- SUPPLY_SEQ_ADC_CLKGEN,
- SUPPLY_SEQ_TOP_CK,
- SUPPLY_SEQ_TOP_CK_LAST,
- SUPPLY_SEQ_DCC_CLK,
- SUPPLY_SEQ_MIC_BIAS,
- SUPPLY_SEQ_DMIC,
- SUPPLY_SEQ_AUD_TOP,
- SUPPLY_SEQ_AUD_TOP_LAST,
- SUPPLY_SEQ_DL_SDM_FIFO_CLK,
- SUPPLY_SEQ_DL_SDM,
- SUPPLY_SEQ_DL_NCP,
- SUPPLY_SEQ_AFE,
- /* playback */
- SUPPLY_SEQ_DL_SRC,
- SUPPLY_SEQ_DL_ESD_RESIST,
- SUPPLY_SEQ_HP_DAMPING_OFF_RESET_CMFB,
- SUPPLY_SEQ_HP_MUTE,
- SUPPLY_SEQ_DL_LDO_REMOTE_SENSE,
- SUPPLY_SEQ_DL_LDO,
- SUPPLY_SEQ_DL_NV,
- SUPPLY_SEQ_HP_ANA_TRIM,
- SUPPLY_SEQ_DL_IBIST,
- /* capture */
- SUPPLY_SEQ_UL_PGA,
- SUPPLY_SEQ_UL_ADC,
- SUPPLY_SEQ_UL_MTKAIF,
- SUPPLY_SEQ_UL_SRC_DMIC,
- SUPPLY_SEQ_UL_SRC,
- };
- enum {
- CH_L = 0,
- CH_R,
- NUM_CH,
- };
- enum {
- DRBIAS_4UA = 0,
- DRBIAS_5UA,
- DRBIAS_6UA,
- DRBIAS_7UA,
- DRBIAS_8UA,
- DRBIAS_9UA,
- DRBIAS_10UA,
- DRBIAS_11UA,
- };
- enum {
- IBIAS_4UA = 0,
- IBIAS_5UA,
- IBIAS_6UA,
- IBIAS_7UA,
- };
- enum {
- IBIAS_ZCD_3UA = 0,
- IBIAS_ZCD_4UA,
- IBIAS_ZCD_5UA,
- IBIAS_ZCD_6UA,
- };
- enum {
- MIC_BIAS_1P7 = 0,
- MIC_BIAS_1P8,
- MIC_BIAS_1P9,
- MIC_BIAS_2P0,
- MIC_BIAS_2P1,
- MIC_BIAS_2P5,
- MIC_BIAS_2P6,
- MIC_BIAS_2P7,
- };
- /* dl pga gain */
- enum {
- DL_GAIN_8DB = 0,
- DL_GAIN_0DB = 8,
- DL_GAIN_N_1DB = 9,
- DL_GAIN_N_10DB = 18,
- DL_GAIN_N_22DB = 30,
- DL_GAIN_N_40DB = 0x1f,
- };
- /* Mic Type MUX */
- enum {
- MIC_TYPE_MUX_IDLE = 0,
- MIC_TYPE_MUX_ACC,
- MIC_TYPE_MUX_DMIC,
- MIC_TYPE_MUX_DCC,
- MIC_TYPE_MUX_DCC_ECM_DIFF,
- MIC_TYPE_MUX_DCC_ECM_SINGLE,
- };
- /* UL SRC MUX */
- enum {
- UL_SRC_MUX_AMIC = 0,
- UL_SRC_MUX_DMIC,
- };
- /* MISO MUX */
- enum {
- MISO_MUX_UL1_CH1 = 0,
- MISO_MUX_UL1_CH2,
- MISO_MUX_UL2_CH1,
- MISO_MUX_UL2_CH2,
- };
- /* DMIC MUX */
- enum {
- DMIC_MUX_DMIC_DATA0 = 0,
- DMIC_MUX_DMIC_DATA1_L,
- DMIC_MUX_DMIC_DATA1_L_1,
- DMIC_MUX_DMIC_DATA1_R,
- };
- /* ADC L MUX */
- enum {
- ADC_MUX_IDLE = 0,
- ADC_MUX_AIN0,
- ADC_MUX_PREAMPLIFIER,
- ADC_MUX_IDLE1,
- };
- /* PGA L MUX */
- enum {
- PGA_L_MUX_NONE = 0,
- PGA_L_MUX_AIN0,
- PGA_L_MUX_AIN1,
- };
- /* PGA R MUX */
- enum {
- PGA_R_MUX_NONE = 0,
- PGA_R_MUX_AIN2,
- PGA_R_MUX_AIN3,
- PGA_R_MUX_AIN0,
- };
- /* PGA 3 MUX */
- enum {
- PGA_3_MUX_NONE = 0,
- PGA_3_MUX_AIN3,
- PGA_3_MUX_AIN2,
- };
- struct mt6359_priv {
- struct device *dev;
- struct regmap *regmap;
- unsigned int dl_rate[MT6359_AIF_NUM];
- unsigned int ul_rate[MT6359_AIF_NUM];
- int ana_gain[AUDIO_ANALOG_VOLUME_TYPE_MAX];
- unsigned int mux_select[MUX_NUM];
- unsigned int dmic_one_wire_mode;
- int dev_counter[DEVICE_NUM];
- int hp_gain_ctl;
- int hp_hifi_mode;
- int mtkaif_protocol;
- };
- #define CODEC_MT6359_NAME "mtk-codec-mt6359"
- #define IS_DCC_BASE(type) ((type) == MIC_TYPE_MUX_DCC || \
- (type) == MIC_TYPE_MUX_DCC_ECM_DIFF || \
- (type) == MIC_TYPE_MUX_DCC_ECM_SINGLE)
- void mt6359_set_mtkaif_protocol(struct snd_soc_component *cmpnt,
- int mtkaif_protocol);
- void mt6359_mtkaif_calibration_enable(struct snd_soc_component *cmpnt);
- void mt6359_mtkaif_calibration_disable(struct snd_soc_component *cmpnt);
- void mt6359_set_mtkaif_calibration_phase(struct snd_soc_component *cmpnt,
- int phase_1, int phase_2, int phase_3);
- #endif/* end _MT6359_H_ */
|