Etusivu Tutki Apua
Kirjaudu sisään
samsung-sm8650
/
android_kernel_samsung_sm8650_ksu
2
0
Haarauta 0
Tiedostot Esitykset 0 Vetopyynnöt 0 Wiki
Puu: 5c86c450e2
Haarat Tunnisteet
android_kernel_...
/
sound
/
pci
/
oxygen
/
wm8766.h

wm8766.h 2.0 KB
Historia Raaka

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374 
  1. /* SPDX-License-Identifier: GPL-2.0 */
    2. 

  2. #ifndef WM8766_H_INCLUDED
    3. 

  3. #define WM8766_H_INCLUDED
    4. 

  4. 

  5. #define WM8766_LDA1		0x00
    6. 

  6. #define WM8766_RDA1		0x01
    7. 

  7. #define WM8766_DAC_CTRL		0x02
    8. 

  8. #define WM8766_INT_CTRL		0x03
    9. 

  9. #define WM8766_LDA2		0x04
    10. 

  10. #define WM8766_RDA2		0x05
    11. 

  11. #define WM8766_LDA3		0x06
    12. 

  12. #define WM8766_RDA3		0x07
    13. 

  13. #define WM8766_MASTDA		0x08
    14. 

  14. #define WM8766_DAC_CTRL2	0x09
    15. 

  15. #define WM8766_DAC_CTRL3	0x0a
    16. 

  16. #define WM8766_MUTE1		0x0c
    17. 

  17. #define WM8766_MUTE2		0x0f
    18. 

  18. #define WM8766_RESET		0x1f
    19. 

  19. 

  20. /* LDAx/RDAx/MASTDA */
    21. 

  21. #define WM8766_ATT_MASK		0x0ff
    22. 

  22. #define WM8766_UPDATE		0x100
    23. 

  23. /* DAC_CTRL */
    24. 

  24. #define WM8766_MUTEALL		0x001
    25. 

  25. #define WM8766_DEEMPALL		0x002
    26. 

  26. #define WM8766_PWDN		0x004
    27. 

  27. #define WM8766_ATC		0x008
    28. 

  28. #define WM8766_IZD		0x010
    29. 

  29. #define WM8766_PL_LEFT_MASK	0x060
    30. 

  30. #define WM8766_PL_LEFT_MUTE	0x000
    31. 

  31. #define WM8766_PL_LEFT_LEFT	0x020
    32. 

  32. #define WM8766_PL_LEFT_RIGHT	0x040
    33. 

  33. #define WM8766_PL_LEFT_LRMIX	0x060
    34. 

  34. #define WM8766_PL_RIGHT_MASK	0x180
    35. 

  35. #define WM8766_PL_RIGHT_MUTE	0x000
    36. 

  36. #define WM8766_PL_RIGHT_LEFT	0x080
    37. 

  37. #define WM8766_PL_RIGHT_RIGHT	0x100
    38. 

  38. #define WM8766_PL_RIGHT_LRMIX	0x180
    39. 

  39. /* INT_CTRL */
    40. 

  40. #define WM8766_FMT_MASK		0x003
    41. 

  41. #define WM8766_FMT_RJUST	0x000
    42. 

  42. #define WM8766_FMT_LJUST	0x001
    43. 

  43. #define WM8766_FMT_I2S		0x002
    44. 

  44. #define WM8766_FMT_DSP		0x003
    45. 

  45. #define WM8766_LRP		0x004
    46. 

  46. #define WM8766_BCP		0x008
    47. 

  47. #define WM8766_IWL_MASK		0x030
    48. 

  48. #define WM8766_IWL_16		0x000
    49. 

  49. #define WM8766_IWL_20		0x010
    50. 

  50. #define WM8766_IWL_24		0x020
    51. 

  51. #define WM8766_IWL_32		0x030
    52. 

  52. #define WM8766_PHASE_MASK	0x1c0
    53. 

  53. /* DAC_CTRL2 */
    54. 

  54. #define WM8766_ZCD		0x001
    55. 

  55. #define WM8766_DZFM_MASK	0x006
    56. 

  56. #define WM8766_DMUTE_MASK	0x038
    57. 

  57. #define WM8766_DEEMP_MASK	0x1c0
    58. 

  58. /* DAC_CTRL3 */
    59. 

  59. #define WM8766_DACPD_MASK	0x00e
    60. 

  60. #define WM8766_PWRDNALL		0x010
    61. 

  61. #define WM8766_MS		0x020
    62. 

  62. #define WM8766_RATE_MASK	0x1c0
    63. 

  63. #define WM8766_RATE_128		0x000
    64. 

  64. #define WM8766_RATE_192		0x040
    65. 

  65. #define WM8766_RATE_256		0x080
    66. 

  66. #define WM8766_RATE_384		0x0c0
    67. 

  67. #define WM8766_RATE_512		0x100
    68. 

  68. #define WM8766_RATE_768		0x140
    69. 

  69. /* MUTE1 */
    70. 

  70. #define WM8766_MPD1		0x040
    71. 

  71. /* MUTE2 */
    72. 

  72. #define WM8766_MPD2		0x020
    73. 

  73. 

  74. #endif
    75.