ioapic.h 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef __KVM_IO_APIC_H
  3. #define __KVM_IO_APIC_H
  4. #include <linux/kvm_host.h>
  5. #include <kvm/iodev.h>
  6. #include "irq.h"
  7. struct kvm;
  8. struct kvm_vcpu;
  9. #define IOAPIC_NUM_PINS KVM_IOAPIC_NUM_PINS
  10. #define MAX_NR_RESERVED_IOAPIC_PINS KVM_MAX_IRQ_ROUTES
  11. #define IOAPIC_VERSION_ID 0x11 /* IOAPIC version */
  12. #define IOAPIC_EDGE_TRIG 0
  13. #define IOAPIC_LEVEL_TRIG 1
  14. #define IOAPIC_DEFAULT_BASE_ADDRESS 0xfec00000
  15. #define IOAPIC_MEM_LENGTH 0x100
  16. /* Direct registers. */
  17. #define IOAPIC_REG_SELECT 0x00
  18. #define IOAPIC_REG_WINDOW 0x10
  19. /* Indirect registers. */
  20. #define IOAPIC_REG_APIC_ID 0x00 /* x86 IOAPIC only */
  21. #define IOAPIC_REG_VERSION 0x01
  22. #define IOAPIC_REG_ARB_ID 0x02 /* x86 IOAPIC only */
  23. /*ioapic delivery mode*/
  24. #define IOAPIC_FIXED 0x0
  25. #define IOAPIC_LOWEST_PRIORITY 0x1
  26. #define IOAPIC_PMI 0x2
  27. #define IOAPIC_NMI 0x4
  28. #define IOAPIC_INIT 0x5
  29. #define IOAPIC_EXTINT 0x7
  30. #define RTC_GSI 8
  31. struct dest_map {
  32. /* vcpu bitmap where IRQ has been sent */
  33. DECLARE_BITMAP(map, KVM_MAX_VCPU_IDS);
  34. /*
  35. * Vector sent to a given vcpu, only valid when
  36. * the vcpu's bit in map is set
  37. */
  38. u8 vectors[KVM_MAX_VCPU_IDS];
  39. };
  40. struct rtc_status {
  41. int pending_eoi;
  42. struct dest_map dest_map;
  43. };
  44. union kvm_ioapic_redirect_entry {
  45. u64 bits;
  46. struct {
  47. u8 vector;
  48. u8 delivery_mode:3;
  49. u8 dest_mode:1;
  50. u8 delivery_status:1;
  51. u8 polarity:1;
  52. u8 remote_irr:1;
  53. u8 trig_mode:1;
  54. u8 mask:1;
  55. u8 reserve:7;
  56. u8 reserved[4];
  57. u8 dest_id;
  58. } fields;
  59. };
  60. struct kvm_ioapic {
  61. u64 base_address;
  62. u32 ioregsel;
  63. u32 id;
  64. u32 irr;
  65. u32 pad;
  66. union kvm_ioapic_redirect_entry redirtbl[IOAPIC_NUM_PINS];
  67. unsigned long irq_states[IOAPIC_NUM_PINS];
  68. struct kvm_io_device dev;
  69. struct kvm *kvm;
  70. spinlock_t lock;
  71. struct rtc_status rtc_status;
  72. struct delayed_work eoi_inject;
  73. u32 irq_eoi[IOAPIC_NUM_PINS];
  74. u32 irr_delivered;
  75. };
  76. #ifdef DEBUG
  77. #define ASSERT(x) \
  78. do { \
  79. if (!(x)) { \
  80. printk(KERN_EMERG "assertion failed %s: %d: %s\n", \
  81. __FILE__, __LINE__, #x); \
  82. BUG(); \
  83. } \
  84. } while (0)
  85. #else
  86. #define ASSERT(x) do { } while (0)
  87. #endif
  88. static inline int ioapic_in_kernel(struct kvm *kvm)
  89. {
  90. return irqchip_kernel(kvm);
  91. }
  92. void kvm_rtc_eoi_tracking_restore_one(struct kvm_vcpu *vcpu);
  93. void kvm_ioapic_update_eoi(struct kvm_vcpu *vcpu, int vector,
  94. int trigger_mode);
  95. int kvm_ioapic_init(struct kvm *kvm);
  96. void kvm_ioapic_destroy(struct kvm *kvm);
  97. int kvm_ioapic_set_irq(struct kvm_ioapic *ioapic, int irq, int irq_source_id,
  98. int level, bool line_status);
  99. void kvm_ioapic_clear_all(struct kvm_ioapic *ioapic, int irq_source_id);
  100. void kvm_get_ioapic(struct kvm *kvm, struct kvm_ioapic_state *state);
  101. void kvm_set_ioapic(struct kvm *kvm, struct kvm_ioapic_state *state);
  102. void kvm_ioapic_scan_entry(struct kvm_vcpu *vcpu,
  103. ulong *ioapic_handled_vectors);
  104. void kvm_scan_ioapic_routes(struct kvm_vcpu *vcpu,
  105. ulong *ioapic_handled_vectors);
  106. #endif