scattered.c 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. /*
  2. * Routines to identify additional cpu features that are scattered in
  3. * cpuid space.
  4. */
  5. #include <linux/cpu.h>
  6. #include <asm/memtype.h>
  7. #include <asm/apic.h>
  8. #include <asm/processor.h>
  9. #include "cpu.h"
  10. struct cpuid_bit {
  11. u16 feature;
  12. u8 reg;
  13. u8 bit;
  14. u32 level;
  15. u32 sub_leaf;
  16. };
  17. /*
  18. * Please keep the leaf sorted by cpuid_bit.level for faster search.
  19. * X86_FEATURE_MBA is supported by both Intel and AMD. But the CPUID
  20. * levels are different and there is a separate entry for each.
  21. */
  22. static const struct cpuid_bit cpuid_bits[] = {
  23. { X86_FEATURE_APERFMPERF, CPUID_ECX, 0, 0x00000006, 0 },
  24. { X86_FEATURE_EPB, CPUID_ECX, 3, 0x00000006, 0 },
  25. { X86_FEATURE_INTEL_PPIN, CPUID_EBX, 0, 0x00000007, 1 },
  26. { X86_FEATURE_RRSBA_CTRL, CPUID_EDX, 2, 0x00000007, 2 },
  27. { X86_FEATURE_CQM_LLC, CPUID_EDX, 1, 0x0000000f, 0 },
  28. { X86_FEATURE_CQM_OCCUP_LLC, CPUID_EDX, 0, 0x0000000f, 1 },
  29. { X86_FEATURE_CQM_MBM_TOTAL, CPUID_EDX, 1, 0x0000000f, 1 },
  30. { X86_FEATURE_CQM_MBM_LOCAL, CPUID_EDX, 2, 0x0000000f, 1 },
  31. { X86_FEATURE_CAT_L3, CPUID_EBX, 1, 0x00000010, 0 },
  32. { X86_FEATURE_CAT_L2, CPUID_EBX, 2, 0x00000010, 0 },
  33. { X86_FEATURE_CDP_L3, CPUID_ECX, 2, 0x00000010, 1 },
  34. { X86_FEATURE_CDP_L2, CPUID_ECX, 2, 0x00000010, 2 },
  35. { X86_FEATURE_MBA, CPUID_EBX, 3, 0x00000010, 0 },
  36. { X86_FEATURE_PER_THREAD_MBA, CPUID_ECX, 0, 0x00000010, 3 },
  37. { X86_FEATURE_SGX1, CPUID_EAX, 0, 0x00000012, 0 },
  38. { X86_FEATURE_SGX2, CPUID_EAX, 1, 0x00000012, 0 },
  39. { X86_FEATURE_HW_PSTATE, CPUID_EDX, 7, 0x80000007, 0 },
  40. { X86_FEATURE_CPB, CPUID_EDX, 9, 0x80000007, 0 },
  41. { X86_FEATURE_PROC_FEEDBACK, CPUID_EDX, 11, 0x80000007, 0 },
  42. { X86_FEATURE_MBA, CPUID_EBX, 6, 0x80000008, 0 },
  43. { X86_FEATURE_PERFMON_V2, CPUID_EAX, 0, 0x80000022, 0 },
  44. { X86_FEATURE_AMD_LBR_V2, CPUID_EAX, 1, 0x80000022, 0 },
  45. { 0, 0, 0, 0, 0 }
  46. };
  47. void init_scattered_cpuid_features(struct cpuinfo_x86 *c)
  48. {
  49. u32 max_level;
  50. u32 regs[4];
  51. const struct cpuid_bit *cb;
  52. for (cb = cpuid_bits; cb->feature; cb++) {
  53. /* Verify that the level is valid */
  54. max_level = cpuid_eax(cb->level & 0xffff0000);
  55. if (max_level < cb->level ||
  56. max_level > (cb->level | 0xffff))
  57. continue;
  58. cpuid_count(cb->level, cb->sub_leaf, &regs[CPUID_EAX],
  59. &regs[CPUID_EBX], &regs[CPUID_ECX],
  60. &regs[CPUID_EDX]);
  61. if (regs[cb->reg] & (1 << cb->bit))
  62. set_cpu_cap(c, cb->feature);
  63. }
  64. }