microcode_amd.h 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef _ASM_X86_MICROCODE_AMD_H
  3. #define _ASM_X86_MICROCODE_AMD_H
  4. #include <asm/microcode.h>
  5. #define UCODE_MAGIC 0x00414d44
  6. #define UCODE_EQUIV_CPU_TABLE_TYPE 0x00000000
  7. #define UCODE_UCODE_TYPE 0x00000001
  8. #define SECTION_HDR_SIZE 8
  9. #define CONTAINER_HDR_SZ 12
  10. struct equiv_cpu_entry {
  11. u32 installed_cpu;
  12. u32 fixed_errata_mask;
  13. u32 fixed_errata_compare;
  14. u16 equiv_cpu;
  15. u16 res;
  16. } __attribute__((packed));
  17. struct microcode_header_amd {
  18. u32 data_code;
  19. u32 patch_id;
  20. u16 mc_patch_data_id;
  21. u8 mc_patch_data_len;
  22. u8 init_flag;
  23. u32 mc_patch_data_checksum;
  24. u32 nb_dev_id;
  25. u32 sb_dev_id;
  26. u16 processor_rev_id;
  27. u8 nb_rev_id;
  28. u8 sb_rev_id;
  29. u8 bios_api_rev;
  30. u8 reserved1[3];
  31. u32 match_reg[8];
  32. } __attribute__((packed));
  33. struct microcode_amd {
  34. struct microcode_header_amd hdr;
  35. unsigned int mpb[];
  36. };
  37. #define PATCH_MAX_SIZE (3 * PAGE_SIZE)
  38. #ifdef CONFIG_MICROCODE_AMD
  39. extern void __init load_ucode_amd_bsp(unsigned int family);
  40. extern void load_ucode_amd_ap(unsigned int family);
  41. extern int __init save_microcode_in_initrd_amd(unsigned int family);
  42. void reload_ucode_amd(unsigned int cpu);
  43. extern void amd_check_microcode(void);
  44. #else
  45. static inline void __init load_ucode_amd_bsp(unsigned int family) {}
  46. static inline void load_ucode_amd_ap(unsigned int family) {}
  47. static inline int __init
  48. save_microcode_in_initrd_amd(unsigned int family) { return -EINVAL; }
  49. static inline void reload_ucode_amd(unsigned int cpu) {}
  50. static inline void amd_check_microcode(void) {}
  51. #endif
  52. #endif /* _ASM_X86_MICROCODE_AMD_H */