sha256_ssse3_glue.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432
  1. /*
  2. * Cryptographic API.
  3. *
  4. * Glue code for the SHA256 Secure Hash Algorithm assembler
  5. * implementation using supplemental SSE3 / AVX / AVX2 instructions.
  6. *
  7. * This file is based on sha256_generic.c
  8. *
  9. * Copyright (C) 2013 Intel Corporation.
  10. *
  11. * Author:
  12. * Tim Chen <[email protected]>
  13. *
  14. * This program is free software; you can redistribute it and/or modify it
  15. * under the terms of the GNU General Public License as published by the Free
  16. * Software Foundation; either version 2 of the License, or (at your option)
  17. * any later version.
  18. *
  19. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  20. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  21. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  22. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  23. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  24. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  25. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  26. * SOFTWARE.
  27. */
  28. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  29. #include <crypto/internal/hash.h>
  30. #include <crypto/internal/simd.h>
  31. #include <linux/init.h>
  32. #include <linux/module.h>
  33. #include <linux/mm.h>
  34. #include <linux/types.h>
  35. #include <crypto/sha2.h>
  36. #include <crypto/sha256_base.h>
  37. #include <linux/string.h>
  38. #include <asm/cpu_device_id.h>
  39. #include <asm/simd.h>
  40. asmlinkage void sha256_transform_ssse3(struct sha256_state *state,
  41. const u8 *data, int blocks);
  42. static const struct x86_cpu_id module_cpu_ids[] = {
  43. X86_MATCH_FEATURE(X86_FEATURE_AVX2, NULL),
  44. X86_MATCH_FEATURE(X86_FEATURE_AVX, NULL),
  45. X86_MATCH_FEATURE(X86_FEATURE_SSSE3, NULL),
  46. {}
  47. };
  48. MODULE_DEVICE_TABLE(x86cpu, module_cpu_ids);
  49. static int _sha256_update(struct shash_desc *desc, const u8 *data,
  50. unsigned int len, sha256_block_fn *sha256_xform)
  51. {
  52. struct sha256_state *sctx = shash_desc_ctx(desc);
  53. if (!crypto_simd_usable() ||
  54. (sctx->count % SHA256_BLOCK_SIZE) + len < SHA256_BLOCK_SIZE)
  55. return crypto_sha256_update(desc, data, len);
  56. /*
  57. * Make sure struct sha256_state begins directly with the SHA256
  58. * 256-bit internal state, as this is what the asm functions expect.
  59. */
  60. BUILD_BUG_ON(offsetof(struct sha256_state, state) != 0);
  61. kernel_fpu_begin();
  62. sha256_base_do_update(desc, data, len, sha256_xform);
  63. kernel_fpu_end();
  64. return 0;
  65. }
  66. static int sha256_finup(struct shash_desc *desc, const u8 *data,
  67. unsigned int len, u8 *out, sha256_block_fn *sha256_xform)
  68. {
  69. if (!crypto_simd_usable())
  70. return crypto_sha256_finup(desc, data, len, out);
  71. kernel_fpu_begin();
  72. if (len)
  73. sha256_base_do_update(desc, data, len, sha256_xform);
  74. sha256_base_do_finalize(desc, sha256_xform);
  75. kernel_fpu_end();
  76. return sha256_base_finish(desc, out);
  77. }
  78. static int sha256_ssse3_update(struct shash_desc *desc, const u8 *data,
  79. unsigned int len)
  80. {
  81. return _sha256_update(desc, data, len, sha256_transform_ssse3);
  82. }
  83. static int sha256_ssse3_finup(struct shash_desc *desc, const u8 *data,
  84. unsigned int len, u8 *out)
  85. {
  86. return sha256_finup(desc, data, len, out, sha256_transform_ssse3);
  87. }
  88. /* Add padding and return the message digest. */
  89. static int sha256_ssse3_final(struct shash_desc *desc, u8 *out)
  90. {
  91. return sha256_ssse3_finup(desc, NULL, 0, out);
  92. }
  93. static struct shash_alg sha256_ssse3_algs[] = { {
  94. .digestsize = SHA256_DIGEST_SIZE,
  95. .init = sha256_base_init,
  96. .update = sha256_ssse3_update,
  97. .final = sha256_ssse3_final,
  98. .finup = sha256_ssse3_finup,
  99. .descsize = sizeof(struct sha256_state),
  100. .base = {
  101. .cra_name = "sha256",
  102. .cra_driver_name = "sha256-ssse3",
  103. .cra_priority = 150,
  104. .cra_blocksize = SHA256_BLOCK_SIZE,
  105. .cra_module = THIS_MODULE,
  106. }
  107. }, {
  108. .digestsize = SHA224_DIGEST_SIZE,
  109. .init = sha224_base_init,
  110. .update = sha256_ssse3_update,
  111. .final = sha256_ssse3_final,
  112. .finup = sha256_ssse3_finup,
  113. .descsize = sizeof(struct sha256_state),
  114. .base = {
  115. .cra_name = "sha224",
  116. .cra_driver_name = "sha224-ssse3",
  117. .cra_priority = 150,
  118. .cra_blocksize = SHA224_BLOCK_SIZE,
  119. .cra_module = THIS_MODULE,
  120. }
  121. } };
  122. static int register_sha256_ssse3(void)
  123. {
  124. if (boot_cpu_has(X86_FEATURE_SSSE3))
  125. return crypto_register_shashes(sha256_ssse3_algs,
  126. ARRAY_SIZE(sha256_ssse3_algs));
  127. return 0;
  128. }
  129. static void unregister_sha256_ssse3(void)
  130. {
  131. if (boot_cpu_has(X86_FEATURE_SSSE3))
  132. crypto_unregister_shashes(sha256_ssse3_algs,
  133. ARRAY_SIZE(sha256_ssse3_algs));
  134. }
  135. asmlinkage void sha256_transform_avx(struct sha256_state *state,
  136. const u8 *data, int blocks);
  137. static int sha256_avx_update(struct shash_desc *desc, const u8 *data,
  138. unsigned int len)
  139. {
  140. return _sha256_update(desc, data, len, sha256_transform_avx);
  141. }
  142. static int sha256_avx_finup(struct shash_desc *desc, const u8 *data,
  143. unsigned int len, u8 *out)
  144. {
  145. return sha256_finup(desc, data, len, out, sha256_transform_avx);
  146. }
  147. static int sha256_avx_final(struct shash_desc *desc, u8 *out)
  148. {
  149. return sha256_avx_finup(desc, NULL, 0, out);
  150. }
  151. static struct shash_alg sha256_avx_algs[] = { {
  152. .digestsize = SHA256_DIGEST_SIZE,
  153. .init = sha256_base_init,
  154. .update = sha256_avx_update,
  155. .final = sha256_avx_final,
  156. .finup = sha256_avx_finup,
  157. .descsize = sizeof(struct sha256_state),
  158. .base = {
  159. .cra_name = "sha256",
  160. .cra_driver_name = "sha256-avx",
  161. .cra_priority = 160,
  162. .cra_blocksize = SHA256_BLOCK_SIZE,
  163. .cra_module = THIS_MODULE,
  164. }
  165. }, {
  166. .digestsize = SHA224_DIGEST_SIZE,
  167. .init = sha224_base_init,
  168. .update = sha256_avx_update,
  169. .final = sha256_avx_final,
  170. .finup = sha256_avx_finup,
  171. .descsize = sizeof(struct sha256_state),
  172. .base = {
  173. .cra_name = "sha224",
  174. .cra_driver_name = "sha224-avx",
  175. .cra_priority = 160,
  176. .cra_blocksize = SHA224_BLOCK_SIZE,
  177. .cra_module = THIS_MODULE,
  178. }
  179. } };
  180. static bool avx_usable(void)
  181. {
  182. if (!cpu_has_xfeatures(XFEATURE_MASK_SSE | XFEATURE_MASK_YMM, NULL)) {
  183. if (boot_cpu_has(X86_FEATURE_AVX))
  184. pr_info("AVX detected but unusable.\n");
  185. return false;
  186. }
  187. return true;
  188. }
  189. static int register_sha256_avx(void)
  190. {
  191. if (avx_usable())
  192. return crypto_register_shashes(sha256_avx_algs,
  193. ARRAY_SIZE(sha256_avx_algs));
  194. return 0;
  195. }
  196. static void unregister_sha256_avx(void)
  197. {
  198. if (avx_usable())
  199. crypto_unregister_shashes(sha256_avx_algs,
  200. ARRAY_SIZE(sha256_avx_algs));
  201. }
  202. asmlinkage void sha256_transform_rorx(struct sha256_state *state,
  203. const u8 *data, int blocks);
  204. static int sha256_avx2_update(struct shash_desc *desc, const u8 *data,
  205. unsigned int len)
  206. {
  207. return _sha256_update(desc, data, len, sha256_transform_rorx);
  208. }
  209. static int sha256_avx2_finup(struct shash_desc *desc, const u8 *data,
  210. unsigned int len, u8 *out)
  211. {
  212. return sha256_finup(desc, data, len, out, sha256_transform_rorx);
  213. }
  214. static int sha256_avx2_final(struct shash_desc *desc, u8 *out)
  215. {
  216. return sha256_avx2_finup(desc, NULL, 0, out);
  217. }
  218. static struct shash_alg sha256_avx2_algs[] = { {
  219. .digestsize = SHA256_DIGEST_SIZE,
  220. .init = sha256_base_init,
  221. .update = sha256_avx2_update,
  222. .final = sha256_avx2_final,
  223. .finup = sha256_avx2_finup,
  224. .descsize = sizeof(struct sha256_state),
  225. .base = {
  226. .cra_name = "sha256",
  227. .cra_driver_name = "sha256-avx2",
  228. .cra_priority = 170,
  229. .cra_blocksize = SHA256_BLOCK_SIZE,
  230. .cra_module = THIS_MODULE,
  231. }
  232. }, {
  233. .digestsize = SHA224_DIGEST_SIZE,
  234. .init = sha224_base_init,
  235. .update = sha256_avx2_update,
  236. .final = sha256_avx2_final,
  237. .finup = sha256_avx2_finup,
  238. .descsize = sizeof(struct sha256_state),
  239. .base = {
  240. .cra_name = "sha224",
  241. .cra_driver_name = "sha224-avx2",
  242. .cra_priority = 170,
  243. .cra_blocksize = SHA224_BLOCK_SIZE,
  244. .cra_module = THIS_MODULE,
  245. }
  246. } };
  247. static bool avx2_usable(void)
  248. {
  249. if (avx_usable() && boot_cpu_has(X86_FEATURE_AVX2) &&
  250. boot_cpu_has(X86_FEATURE_BMI2))
  251. return true;
  252. return false;
  253. }
  254. static int register_sha256_avx2(void)
  255. {
  256. if (avx2_usable())
  257. return crypto_register_shashes(sha256_avx2_algs,
  258. ARRAY_SIZE(sha256_avx2_algs));
  259. return 0;
  260. }
  261. static void unregister_sha256_avx2(void)
  262. {
  263. if (avx2_usable())
  264. crypto_unregister_shashes(sha256_avx2_algs,
  265. ARRAY_SIZE(sha256_avx2_algs));
  266. }
  267. #ifdef CONFIG_AS_SHA256_NI
  268. asmlinkage void sha256_ni_transform(struct sha256_state *digest,
  269. const u8 *data, int rounds);
  270. static int sha256_ni_update(struct shash_desc *desc, const u8 *data,
  271. unsigned int len)
  272. {
  273. return _sha256_update(desc, data, len, sha256_ni_transform);
  274. }
  275. static int sha256_ni_finup(struct shash_desc *desc, const u8 *data,
  276. unsigned int len, u8 *out)
  277. {
  278. return sha256_finup(desc, data, len, out, sha256_ni_transform);
  279. }
  280. static int sha256_ni_final(struct shash_desc *desc, u8 *out)
  281. {
  282. return sha256_ni_finup(desc, NULL, 0, out);
  283. }
  284. static struct shash_alg sha256_ni_algs[] = { {
  285. .digestsize = SHA256_DIGEST_SIZE,
  286. .init = sha256_base_init,
  287. .update = sha256_ni_update,
  288. .final = sha256_ni_final,
  289. .finup = sha256_ni_finup,
  290. .descsize = sizeof(struct sha256_state),
  291. .base = {
  292. .cra_name = "sha256",
  293. .cra_driver_name = "sha256-ni",
  294. .cra_priority = 250,
  295. .cra_blocksize = SHA256_BLOCK_SIZE,
  296. .cra_module = THIS_MODULE,
  297. }
  298. }, {
  299. .digestsize = SHA224_DIGEST_SIZE,
  300. .init = sha224_base_init,
  301. .update = sha256_ni_update,
  302. .final = sha256_ni_final,
  303. .finup = sha256_ni_finup,
  304. .descsize = sizeof(struct sha256_state),
  305. .base = {
  306. .cra_name = "sha224",
  307. .cra_driver_name = "sha224-ni",
  308. .cra_priority = 250,
  309. .cra_blocksize = SHA224_BLOCK_SIZE,
  310. .cra_module = THIS_MODULE,
  311. }
  312. } };
  313. static int register_sha256_ni(void)
  314. {
  315. if (boot_cpu_has(X86_FEATURE_SHA_NI))
  316. return crypto_register_shashes(sha256_ni_algs,
  317. ARRAY_SIZE(sha256_ni_algs));
  318. return 0;
  319. }
  320. static void unregister_sha256_ni(void)
  321. {
  322. if (boot_cpu_has(X86_FEATURE_SHA_NI))
  323. crypto_unregister_shashes(sha256_ni_algs,
  324. ARRAY_SIZE(sha256_ni_algs));
  325. }
  326. #else
  327. static inline int register_sha256_ni(void) { return 0; }
  328. static inline void unregister_sha256_ni(void) { }
  329. #endif
  330. static int __init sha256_ssse3_mod_init(void)
  331. {
  332. if (!x86_match_cpu(module_cpu_ids))
  333. return -ENODEV;
  334. if (register_sha256_ssse3())
  335. goto fail;
  336. if (register_sha256_avx()) {
  337. unregister_sha256_ssse3();
  338. goto fail;
  339. }
  340. if (register_sha256_avx2()) {
  341. unregister_sha256_avx();
  342. unregister_sha256_ssse3();
  343. goto fail;
  344. }
  345. if (register_sha256_ni()) {
  346. unregister_sha256_avx2();
  347. unregister_sha256_avx();
  348. unregister_sha256_ssse3();
  349. goto fail;
  350. }
  351. return 0;
  352. fail:
  353. return -ENODEV;
  354. }
  355. static void __exit sha256_ssse3_mod_fini(void)
  356. {
  357. unregister_sha256_ni();
  358. unregister_sha256_avx2();
  359. unregister_sha256_avx();
  360. unregister_sha256_ssse3();
  361. }
  362. module_init(sha256_ssse3_mod_init);
  363. module_exit(sha256_ssse3_mod_fini);
  364. MODULE_LICENSE("GPL");
  365. MODULE_DESCRIPTION("SHA256 Secure Hash Algorithm, Supplemental SSE3 accelerated");
  366. MODULE_ALIAS_CRYPTO("sha256");
  367. MODULE_ALIAS_CRYPTO("sha256-ssse3");
  368. MODULE_ALIAS_CRYPTO("sha256-avx");
  369. MODULE_ALIAS_CRYPTO("sha256-avx2");
  370. MODULE_ALIAS_CRYPTO("sha224");
  371. MODULE_ALIAS_CRYPTO("sha224-ssse3");
  372. MODULE_ALIAS_CRYPTO("sha224-avx");
  373. MODULE_ALIAS_CRYPTO("sha224-avx2");
  374. #ifdef CONFIG_AS_SHA256_NI
  375. MODULE_ALIAS_CRYPTO("sha256-ni");
  376. MODULE_ALIAS_CRYPTO("sha224-ni");
  377. #endif