console.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright (C) 2008-2010 Thomas Chou <[email protected]>
  4. */
  5. #include <linux/io.h>
  6. #if (defined(CONFIG_SERIAL_ALTERA_JTAGUART_CONSOLE) && defined(JTAG_UART_BASE))\
  7. || (defined(CONFIG_SERIAL_ALTERA_UART_CONSOLE) && defined(UART0_BASE))
  8. static void *my_ioremap(unsigned long physaddr)
  9. {
  10. return (void *)(physaddr | CONFIG_NIOS2_IO_REGION_BASE);
  11. }
  12. #endif
  13. #if defined(CONFIG_SERIAL_ALTERA_JTAGUART_CONSOLE) && defined(JTAG_UART_BASE)
  14. #define ALTERA_JTAGUART_SIZE 8
  15. #define ALTERA_JTAGUART_DATA_REG 0
  16. #define ALTERA_JTAGUART_CONTROL_REG 4
  17. #define ALTERA_JTAGUART_CONTROL_AC_MSK (0x00000400)
  18. #define ALTERA_JTAGUART_CONTROL_WSPACE_MSK (0xFFFF0000)
  19. static void *uartbase;
  20. #if defined(CONFIG_SERIAL_ALTERA_JTAGUART_CONSOLE_BYPASS)
  21. static void jtag_putc(int ch)
  22. {
  23. if (readl(uartbase + ALTERA_JTAGUART_CONTROL_REG) &
  24. ALTERA_JTAGUART_CONTROL_WSPACE_MSK)
  25. writeb(ch, uartbase + ALTERA_JTAGUART_DATA_REG);
  26. }
  27. #else
  28. static void jtag_putc(int ch)
  29. {
  30. while ((readl(uartbase + ALTERA_JTAGUART_CONTROL_REG) &
  31. ALTERA_JTAGUART_CONTROL_WSPACE_MSK) == 0)
  32. ;
  33. writeb(ch, uartbase + ALTERA_JTAGUART_DATA_REG);
  34. }
  35. #endif
  36. static int putchar(int ch)
  37. {
  38. jtag_putc(ch);
  39. return ch;
  40. }
  41. static void console_init(void)
  42. {
  43. uartbase = my_ioremap((unsigned long) JTAG_UART_BASE);
  44. writel(ALTERA_JTAGUART_CONTROL_AC_MSK,
  45. uartbase + ALTERA_JTAGUART_CONTROL_REG);
  46. }
  47. #elif defined(CONFIG_SERIAL_ALTERA_UART_CONSOLE) && defined(UART0_BASE)
  48. #define ALTERA_UART_SIZE 32
  49. #define ALTERA_UART_TXDATA_REG 4
  50. #define ALTERA_UART_STATUS_REG 8
  51. #define ALTERA_UART_DIVISOR_REG 16
  52. #define ALTERA_UART_STATUS_TRDY_MSK (0x40)
  53. static unsigned uartbase;
  54. static void uart_putc(int ch)
  55. {
  56. int i;
  57. for (i = 0; (i < 0x10000); i++) {
  58. if (readw(uartbase + ALTERA_UART_STATUS_REG) &
  59. ALTERA_UART_STATUS_TRDY_MSK)
  60. break;
  61. }
  62. writeb(ch, uartbase + ALTERA_UART_TXDATA_REG);
  63. }
  64. static int putchar(int ch)
  65. {
  66. uart_putc(ch);
  67. if (ch == '\n')
  68. uart_putc('\r');
  69. return ch;
  70. }
  71. static void console_init(void)
  72. {
  73. unsigned int baud, baudclk;
  74. uartbase = (unsigned long) my_ioremap((unsigned long) UART0_BASE);
  75. baud = CONFIG_SERIAL_ALTERA_UART_BAUDRATE;
  76. baudclk = UART0_FREQ / baud;
  77. writew(baudclk, uartbase + ALTERA_UART_DIVISOR_REG);
  78. }
  79. #else
  80. static int putchar(int ch)
  81. {
  82. return ch;
  83. }
  84. static void console_init(void)
  85. {
  86. }
  87. #endif
  88. static int puts(const char *s)
  89. {
  90. while (*s)
  91. putchar(*s++);
  92. return 0;
  93. }