irq_gt641xx.h 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Galileo/Marvell GT641xx IRQ definitions.
  4. *
  5. * Copyright (C) 2007 Yoichi Yuasa <[email protected]>
  6. */
  7. #ifndef _ASM_IRQ_GT641XX_H
  8. #define _ASM_IRQ_GT641XX_H
  9. #ifndef GT641XX_IRQ_BASE
  10. #define GT641XX_IRQ_BASE 8
  11. #endif
  12. #define GT641XX_MEMORY_OUT_OF_RANGE_IRQ (GT641XX_IRQ_BASE + 1)
  13. #define GT641XX_DMA_OUT_OF_RANGE_IRQ (GT641XX_IRQ_BASE + 2)
  14. #define GT641XX_CPU_ACCESS_OUT_OF_RANGE_IRQ (GT641XX_IRQ_BASE + 3)
  15. #define GT641XX_DMA0_IRQ (GT641XX_IRQ_BASE + 4)
  16. #define GT641XX_DMA1_IRQ (GT641XX_IRQ_BASE + 5)
  17. #define GT641XX_DMA2_IRQ (GT641XX_IRQ_BASE + 6)
  18. #define GT641XX_DMA3_IRQ (GT641XX_IRQ_BASE + 7)
  19. #define GT641XX_TIMER0_IRQ (GT641XX_IRQ_BASE + 8)
  20. #define GT641XX_TIMER1_IRQ (GT641XX_IRQ_BASE + 9)
  21. #define GT641XX_TIMER2_IRQ (GT641XX_IRQ_BASE + 10)
  22. #define GT641XX_TIMER3_IRQ (GT641XX_IRQ_BASE + 11)
  23. #define GT641XX_PCI_0_MASTER_READ_ERROR_IRQ (GT641XX_IRQ_BASE + 12)
  24. #define GT641XX_PCI_0_SLAVE_WRITE_ERROR_IRQ (GT641XX_IRQ_BASE + 13)
  25. #define GT641XX_PCI_0_MASTER_WRITE_ERROR_IRQ (GT641XX_IRQ_BASE + 14)
  26. #define GT641XX_PCI_0_SLAVE_READ_ERROR_IRQ (GT641XX_IRQ_BASE + 15)
  27. #define GT641XX_PCI_0_ADDRESS_ERROR_IRQ (GT641XX_IRQ_BASE + 16)
  28. #define GT641XX_MEMORY_ERROR_IRQ (GT641XX_IRQ_BASE + 17)
  29. #define GT641XX_PCI_0_MASTER_ABORT_IRQ (GT641XX_IRQ_BASE + 18)
  30. #define GT641XX_PCI_0_TARGET_ABORT_IRQ (GT641XX_IRQ_BASE + 19)
  31. #define GT641XX_PCI_0_RETRY_TIMEOUT_IRQ (GT641XX_IRQ_BASE + 20)
  32. #define GT641XX_CPU_INT0_IRQ (GT641XX_IRQ_BASE + 21)
  33. #define GT641XX_CPU_INT1_IRQ (GT641XX_IRQ_BASE + 22)
  34. #define GT641XX_CPU_INT2_IRQ (GT641XX_IRQ_BASE + 23)
  35. #define GT641XX_CPU_INT3_IRQ (GT641XX_IRQ_BASE + 24)
  36. #define GT641XX_CPU_INT4_IRQ (GT641XX_IRQ_BASE + 25)
  37. #define GT641XX_PCI_INT0_IRQ (GT641XX_IRQ_BASE + 26)
  38. #define GT641XX_PCI_INT1_IRQ (GT641XX_IRQ_BASE + 27)
  39. #define GT641XX_PCI_INT2_IRQ (GT641XX_IRQ_BASE + 28)
  40. #define GT641XX_PCI_INT3_IRQ (GT641XX_IRQ_BASE + 29)
  41. extern void gt641xx_irq_dispatch(void);
  42. extern void gt641xx_irq_init(void);
  43. #endif /* _ASM_IRQ_GT641XX_H */