dvma.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Virtual DMA allocation
  4. *
  5. * (C) 1999 Thomas Bogendoerfer ([email protected])
  6. *
  7. * 11/26/2000 -- disabled the existing code because it didn't work for
  8. * me in 2.4. Replaced with a significantly more primitive version
  9. * similar to the sun3 code. the old functionality was probably more
  10. * desirable, but.... -- Sam Creasey ([email protected])
  11. *
  12. */
  13. #include <linux/kernel.h>
  14. #include <linux/init.h>
  15. #include <linux/bitops.h>
  16. #include <linux/mm.h>
  17. #include <linux/memblock.h>
  18. #include <linux/vmalloc.h>
  19. #include <asm/sun3x.h>
  20. #include <asm/dvma.h>
  21. #include <asm/io.h>
  22. #include <asm/page.h>
  23. #include <asm/tlbflush.h>
  24. /* IOMMU support */
  25. #define IOMMU_ADDR_MASK 0x03ffe000
  26. #define IOMMU_CACHE_INHIBIT 0x00000040
  27. #define IOMMU_FULL_BLOCK 0x00000020
  28. #define IOMMU_MODIFIED 0x00000010
  29. #define IOMMU_USED 0x00000008
  30. #define IOMMU_WRITE_PROTECT 0x00000004
  31. #define IOMMU_DT_MASK 0x00000003
  32. #define IOMMU_DT_INVALID 0x00000000
  33. #define IOMMU_DT_VALID 0x00000001
  34. #define IOMMU_DT_BAD 0x00000002
  35. static volatile unsigned long *iommu_pte = (unsigned long *)SUN3X_IOMMU;
  36. #define dvma_entry_paddr(index) (iommu_pte[index] & IOMMU_ADDR_MASK)
  37. #define dvma_entry_vaddr(index,paddr) ((index << DVMA_PAGE_SHIFT) | \
  38. (paddr & (DVMA_PAGE_SIZE-1)))
  39. #if 0
  40. #define dvma_entry_set(index,addr) (iommu_pte[index] = \
  41. (addr & IOMMU_ADDR_MASK) | \
  42. IOMMU_DT_VALID | IOMMU_CACHE_INHIBIT)
  43. #else
  44. #define dvma_entry_set(index,addr) (iommu_pte[index] = \
  45. (addr & IOMMU_ADDR_MASK) | \
  46. IOMMU_DT_VALID)
  47. #endif
  48. #define dvma_entry_clr(index) (iommu_pte[index] = IOMMU_DT_INVALID)
  49. #define dvma_entry_hash(addr) ((addr >> DVMA_PAGE_SHIFT) ^ \
  50. ((addr & 0x03c00000) >> \
  51. (DVMA_PAGE_SHIFT+4)))
  52. #ifdef DEBUG
  53. /* code to print out a dvma mapping for debugging purposes */
  54. void dvma_print (unsigned long dvma_addr)
  55. {
  56. unsigned long index;
  57. index = dvma_addr >> DVMA_PAGE_SHIFT;
  58. pr_info("idx %lx dvma_addr %08lx paddr %08lx\n", index, dvma_addr,
  59. dvma_entry_paddr(index));
  60. }
  61. #endif
  62. /* create a virtual mapping for a page assigned within the IOMMU
  63. so that the cpu can reach it easily */
  64. inline int dvma_map_cpu(unsigned long kaddr,
  65. unsigned long vaddr, int len)
  66. {
  67. pgd_t *pgd;
  68. p4d_t *p4d;
  69. pud_t *pud;
  70. unsigned long end;
  71. int ret = 0;
  72. kaddr &= PAGE_MASK;
  73. vaddr &= PAGE_MASK;
  74. end = PAGE_ALIGN(vaddr + len);
  75. pr_debug("dvma: mapping kern %08lx to virt %08lx\n", kaddr, vaddr);
  76. pgd = pgd_offset_k(vaddr);
  77. p4d = p4d_offset(pgd, vaddr);
  78. pud = pud_offset(p4d, vaddr);
  79. do {
  80. pmd_t *pmd;
  81. unsigned long end2;
  82. if((pmd = pmd_alloc(&init_mm, pud, vaddr)) == NULL) {
  83. ret = -ENOMEM;
  84. goto out;
  85. }
  86. if((end & PGDIR_MASK) > (vaddr & PGDIR_MASK))
  87. end2 = (vaddr + (PGDIR_SIZE-1)) & PGDIR_MASK;
  88. else
  89. end2 = end;
  90. do {
  91. pte_t *pte;
  92. unsigned long end3;
  93. if((pte = pte_alloc_kernel(pmd, vaddr)) == NULL) {
  94. ret = -ENOMEM;
  95. goto out;
  96. }
  97. if((end2 & PMD_MASK) > (vaddr & PMD_MASK))
  98. end3 = (vaddr + (PMD_SIZE-1)) & PMD_MASK;
  99. else
  100. end3 = end2;
  101. do {
  102. pr_debug("mapping %08lx phys to %08lx\n",
  103. __pa(kaddr), vaddr);
  104. set_pte(pte, pfn_pte(virt_to_pfn(kaddr),
  105. PAGE_KERNEL));
  106. pte++;
  107. kaddr += PAGE_SIZE;
  108. vaddr += PAGE_SIZE;
  109. } while(vaddr < end3);
  110. } while(vaddr < end2);
  111. } while(vaddr < end);
  112. flush_tlb_all();
  113. out:
  114. return ret;
  115. }
  116. inline int dvma_map_iommu(unsigned long kaddr, unsigned long baddr,
  117. int len)
  118. {
  119. unsigned long end, index;
  120. index = baddr >> DVMA_PAGE_SHIFT;
  121. end = ((baddr+len) >> DVMA_PAGE_SHIFT);
  122. if(len & ~DVMA_PAGE_MASK)
  123. end++;
  124. for(; index < end ; index++) {
  125. // if(dvma_entry_use(index))
  126. // BUG();
  127. // pr_info("mapping pa %lx to ba %lx\n", __pa(kaddr),
  128. // index << DVMA_PAGE_SHIFT);
  129. dvma_entry_set(index, __pa(kaddr));
  130. iommu_pte[index] |= IOMMU_FULL_BLOCK;
  131. // dvma_entry_inc(index);
  132. kaddr += DVMA_PAGE_SIZE;
  133. }
  134. #ifdef DEBUG
  135. for(index = (baddr >> DVMA_PAGE_SHIFT); index < end; index++)
  136. dvma_print(index << DVMA_PAGE_SHIFT);
  137. #endif
  138. return 0;
  139. }
  140. void dvma_unmap_iommu(unsigned long baddr, int len)
  141. {
  142. int index, end;
  143. index = baddr >> DVMA_PAGE_SHIFT;
  144. end = (DVMA_PAGE_ALIGN(baddr+len) >> DVMA_PAGE_SHIFT);
  145. for(; index < end ; index++) {
  146. pr_debug("freeing bus mapping %08x\n",
  147. index << DVMA_PAGE_SHIFT);
  148. #if 0
  149. if(!dvma_entry_use(index))
  150. pr_info("dvma_unmap freeing unused entry %04x\n",
  151. index);
  152. else
  153. dvma_entry_dec(index);
  154. #endif
  155. dvma_entry_clr(index);
  156. }
  157. }