time.c 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * linux/arch/m68k/hp300/time.c
  4. *
  5. * Copyright (C) 1998 Philip Blundell <[email protected]>
  6. *
  7. * This file contains the HP300-specific time handling code.
  8. */
  9. #include <asm/ptrace.h>
  10. #include <linux/clocksource.h>
  11. #include <linux/types.h>
  12. #include <linux/init.h>
  13. #include <linux/sched.h>
  14. #include <linux/kernel_stat.h>
  15. #include <linux/interrupt.h>
  16. #include <asm/machdep.h>
  17. #include <asm/irq.h>
  18. #include <asm/io.h>
  19. #include <asm/traps.h>
  20. #include <asm/blinken.h>
  21. static u64 hp300_read_clk(struct clocksource *cs);
  22. static struct clocksource hp300_clk = {
  23. .name = "timer",
  24. .rating = 250,
  25. .read = hp300_read_clk,
  26. .mask = CLOCKSOURCE_MASK(32),
  27. .flags = CLOCK_SOURCE_IS_CONTINUOUS,
  28. };
  29. static u32 clk_total, clk_offset;
  30. /* Clock hardware definitions */
  31. #define CLOCKBASE 0xf05f8000
  32. #define CLKCR1 0x1
  33. #define CLKCR2 0x3
  34. #define CLKCR3 CLKCR1
  35. #define CLKSR CLKCR2
  36. #define CLKMSB1 0x5
  37. #define CLKLSB1 0x7
  38. #define CLKMSB2 0x9
  39. #define CLKMSB3 0xD
  40. #define CLKSR_INT1 BIT(0)
  41. /* This is for machines which generate the exact clock. */
  42. #define HP300_TIMER_CLOCK_FREQ 250000
  43. #define HP300_TIMER_CYCLES (HP300_TIMER_CLOCK_FREQ / HZ)
  44. #define INTVAL (HP300_TIMER_CYCLES - 1)
  45. static irqreturn_t hp300_tick(int irq, void *dev_id)
  46. {
  47. unsigned long flags;
  48. unsigned long tmp;
  49. local_irq_save(flags);
  50. in_8(CLOCKBASE + CLKSR);
  51. asm volatile ("movpw %1@(5),%0" : "=d" (tmp) : "a" (CLOCKBASE));
  52. clk_total += INTVAL;
  53. clk_offset = 0;
  54. legacy_timer_tick(1);
  55. timer_heartbeat();
  56. local_irq_restore(flags);
  57. /* Turn off the network and SCSI leds */
  58. blinken_leds(0, 0xe0);
  59. return IRQ_HANDLED;
  60. }
  61. static u64 hp300_read_clk(struct clocksource *cs)
  62. {
  63. unsigned long flags;
  64. unsigned char lsb, msb, msb_new;
  65. u32 ticks;
  66. local_irq_save(flags);
  67. /* Read current timer 1 value */
  68. msb = in_8(CLOCKBASE + CLKMSB1);
  69. again:
  70. if ((in_8(CLOCKBASE + CLKSR) & CLKSR_INT1) && msb > 0)
  71. clk_offset = INTVAL;
  72. lsb = in_8(CLOCKBASE + CLKLSB1);
  73. msb_new = in_8(CLOCKBASE + CLKMSB1);
  74. if (msb_new != msb) {
  75. msb = msb_new;
  76. goto again;
  77. }
  78. ticks = INTVAL - ((msb << 8) | lsb);
  79. ticks += clk_offset + clk_total;
  80. local_irq_restore(flags);
  81. return ticks;
  82. }
  83. void __init hp300_sched_init(void)
  84. {
  85. out_8(CLOCKBASE + CLKCR2, 0x1); /* select CR1 */
  86. out_8(CLOCKBASE + CLKCR1, 0x1); /* reset */
  87. asm volatile(" movpw %0,%1@(5)" : : "d" (INTVAL), "a" (CLOCKBASE));
  88. if (request_irq(IRQ_AUTO_6, hp300_tick, IRQF_TIMER, "timer tick", NULL))
  89. pr_err("Couldn't register timer interrupt\n");
  90. out_8(CLOCKBASE + CLKCR2, 0x1); /* select CR1 */
  91. out_8(CLOCKBASE + CLKCR1, 0x40); /* enable irq */
  92. clocksource_register_hz(&hp300_clk, HP300_TIMER_CLOCK_FREQ);
  93. }