m5249.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. // SPDX-License-Identifier: GPL-2.0
  2. /***************************************************************************/
  3. /*
  4. * m5249.c -- platform support for ColdFire 5249 based boards
  5. *
  6. * Copyright (C) 2002, Greg Ungerer ([email protected])
  7. */
  8. /***************************************************************************/
  9. #include <linux/clkdev.h>
  10. #include <linux/kernel.h>
  11. #include <linux/param.h>
  12. #include <linux/init.h>
  13. #include <linux/io.h>
  14. #include <linux/platform_device.h>
  15. #include <asm/machdep.h>
  16. #include <asm/coldfire.h>
  17. #include <asm/mcfsim.h>
  18. #include <asm/mcfclk.h>
  19. /***************************************************************************/
  20. DEFINE_CLK(pll, "pll.0", MCF_CLK);
  21. DEFINE_CLK(sys, "sys.0", MCF_BUSCLK);
  22. struct clk_lookup m5249_clk_lookup[] = {
  23. CLKDEV_INIT(NULL, "pll.0", &clk_pll),
  24. CLKDEV_INIT(NULL, "sys.0", &clk_sys),
  25. CLKDEV_INIT("mcftmr.0", NULL, &clk_sys),
  26. CLKDEV_INIT("mcftmr.1", NULL, &clk_sys),
  27. CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
  28. CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
  29. CLKDEV_INIT("mcfqspi.0", NULL, &clk_sys),
  30. CLKDEV_INIT("imx1-i2c.0", NULL, &clk_sys),
  31. CLKDEV_INIT("imx1-i2c.1", NULL, &clk_sys),
  32. };
  33. /***************************************************************************/
  34. #ifdef CONFIG_M5249C3
  35. static struct resource m5249_smc91x_resources[] = {
  36. {
  37. .start = 0xe0000300,
  38. .end = 0xe0000300 + 0x100,
  39. .flags = IORESOURCE_MEM,
  40. },
  41. {
  42. .start = MCF_IRQ_GPIO6,
  43. .end = MCF_IRQ_GPIO6,
  44. .flags = IORESOURCE_IRQ,
  45. },
  46. };
  47. static struct platform_device m5249_smc91x = {
  48. .name = "smc91x",
  49. .id = 0,
  50. .num_resources = ARRAY_SIZE(m5249_smc91x_resources),
  51. .resource = m5249_smc91x_resources,
  52. };
  53. #endif /* CONFIG_M5249C3 */
  54. static struct platform_device *m5249_devices[] __initdata = {
  55. #ifdef CONFIG_M5249C3
  56. &m5249_smc91x,
  57. #endif
  58. };
  59. /***************************************************************************/
  60. static void __init m5249_qspi_init(void)
  61. {
  62. #if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)
  63. /* QSPI irq setup */
  64. writeb(MCFSIM_ICR_AUTOVEC | MCFSIM_ICR_LEVEL4 | MCFSIM_ICR_PRI0,
  65. MCFSIM_QSPIICR);
  66. mcf_mapirq2imr(MCF_IRQ_QSPI, MCFINTC_QSPI);
  67. #endif /* IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI) */
  68. }
  69. /***************************************************************************/
  70. static void __init m5249_i2c_init(void)
  71. {
  72. #if IS_ENABLED(CONFIG_I2C_IMX)
  73. u32 r;
  74. /* first I2C controller uses regular irq setup */
  75. writeb(MCFSIM_ICR_AUTOVEC | MCFSIM_ICR_LEVEL5 | MCFSIM_ICR_PRI0,
  76. MCFSIM_I2CICR);
  77. mcf_mapirq2imr(MCF_IRQ_I2C0, MCFINTC_I2C);
  78. /* second I2C controller is completely different */
  79. r = readl(MCFINTC2_INTPRI_REG(MCF_IRQ_I2C1));
  80. r &= ~MCFINTC2_INTPRI_BITS(0xf, MCF_IRQ_I2C1);
  81. r |= MCFINTC2_INTPRI_BITS(0x5, MCF_IRQ_I2C1);
  82. writel(r, MCFINTC2_INTPRI_REG(MCF_IRQ_I2C1));
  83. #endif /* CONFIG_I2C_IMX */
  84. }
  85. /***************************************************************************/
  86. #ifdef CONFIG_M5249C3
  87. static void __init m5249_smc91x_init(void)
  88. {
  89. u32 gpio;
  90. /* Set the GPIO line as interrupt source for smc91x device */
  91. gpio = readl(MCFSIM2_GPIOINTENABLE);
  92. writel(gpio | 0x40, MCFSIM2_GPIOINTENABLE);
  93. gpio = readl(MCFINTC2_INTPRI5);
  94. writel(gpio | 0x04000000, MCFINTC2_INTPRI5);
  95. }
  96. #endif /* CONFIG_M5249C3 */
  97. /***************************************************************************/
  98. void __init config_BSP(char *commandp, int size)
  99. {
  100. mach_sched_init = hw_timer_init;
  101. #ifdef CONFIG_M5249C3
  102. m5249_smc91x_init();
  103. #endif
  104. m5249_qspi_init();
  105. m5249_i2c_init();
  106. clkdev_add_table(m5249_clk_lookup, ARRAY_SIZE(m5249_clk_lookup));
  107. }
  108. /***************************************************************************/
  109. static int __init init_BSP(void)
  110. {
  111. platform_add_devices(m5249_devices, ARRAY_SIZE(m5249_devices));
  112. return 0;
  113. }
  114. arch_initcall(init_BSP);
  115. /***************************************************************************/