dma_timer.c 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * dma_timer.c -- Freescale ColdFire DMA Timer.
  4. *
  5. * Copyright (C) 2007, Benedikt Spranger <[email protected]>
  6. * Copyright (C) 2008. Sebastian Siewior, Linutronix
  7. *
  8. */
  9. #include <linux/clocksource.h>
  10. #include <linux/io.h>
  11. #include <asm/machdep.h>
  12. #include <asm/coldfire.h>
  13. #include <asm/mcfpit.h>
  14. #include <asm/mcfsim.h>
  15. #define DMA_TIMER_0 (0x00)
  16. #define DMA_TIMER_1 (0x40)
  17. #define DMA_TIMER_2 (0x80)
  18. #define DMA_TIMER_3 (0xc0)
  19. #define DTMR0 (MCF_IPSBAR + DMA_TIMER_0 + 0x400)
  20. #define DTXMR0 (MCF_IPSBAR + DMA_TIMER_0 + 0x402)
  21. #define DTER0 (MCF_IPSBAR + DMA_TIMER_0 + 0x403)
  22. #define DTRR0 (MCF_IPSBAR + DMA_TIMER_0 + 0x404)
  23. #define DTCR0 (MCF_IPSBAR + DMA_TIMER_0 + 0x408)
  24. #define DTCN0 (MCF_IPSBAR + DMA_TIMER_0 + 0x40c)
  25. #define DMA_FREQ ((MCF_CLK / 2) / 16)
  26. /* DTMR */
  27. #define DMA_DTMR_RESTART (1 << 3)
  28. #define DMA_DTMR_CLK_DIV_1 (1 << 1)
  29. #define DMA_DTMR_CLK_DIV_16 (2 << 1)
  30. #define DMA_DTMR_ENABLE (1 << 0)
  31. static u64 cf_dt_get_cycles(struct clocksource *cs)
  32. {
  33. return __raw_readl(DTCN0);
  34. }
  35. static struct clocksource clocksource_cf_dt = {
  36. .name = "coldfire_dma_timer",
  37. .rating = 200,
  38. .read = cf_dt_get_cycles,
  39. .mask = CLOCKSOURCE_MASK(32),
  40. .flags = CLOCK_SOURCE_IS_CONTINUOUS,
  41. };
  42. static int __init init_cf_dt_clocksource(void)
  43. {
  44. /*
  45. * We setup DMA timer 0 in free run mode. This incrementing counter is
  46. * used as a highly precious clock source. With MCF_CLOCK = 150 MHz we
  47. * get a ~213 ns resolution and the 32bit register will overflow almost
  48. * every 15 minutes.
  49. */
  50. __raw_writeb(0x00, DTXMR0);
  51. __raw_writeb(0x00, DTER0);
  52. __raw_writel(0x00000000, DTRR0);
  53. __raw_writew(DMA_DTMR_CLK_DIV_16 | DMA_DTMR_ENABLE, DTMR0);
  54. return clocksource_register_hz(&clocksource_cf_dt, DMA_FREQ);
  55. }
  56. arch_initcall(init_cf_dt_clocksource);
  57. #define CYC2NS_SCALE_FACTOR 10 /* 2^10, carefully chosen */
  58. #define CYC2NS_SCALE ((1000000 << CYC2NS_SCALE_FACTOR) / (DMA_FREQ / 1000))
  59. static unsigned long long cycles2ns(unsigned long cycl)
  60. {
  61. return (unsigned long long) ((unsigned long long)cycl *
  62. CYC2NS_SCALE) >> CYC2NS_SCALE_FACTOR;
  63. }
  64. unsigned long long sched_clock(void)
  65. {
  66. unsigned long cycl = __raw_readl(DTCN0);
  67. return cycles2ns(cycl);
  68. }