dump.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Debug helper to dump the current kernel pagetables of the system
  4. * so that we can see what the various memory ranges are set to.
  5. *
  6. * Derived from x86 implementation:
  7. * (C) Copyright 2008 Intel Corporation
  8. *
  9. * Author: Arjan van de Ven <[email protected]>
  10. */
  11. #include <linux/debugfs.h>
  12. #include <linux/fs.h>
  13. #include <linux/mm.h>
  14. #include <linux/seq_file.h>
  15. #include <asm/domain.h>
  16. #include <asm/fixmap.h>
  17. #include <asm/memory.h>
  18. #include <asm/ptdump.h>
  19. static struct addr_marker address_markers[] = {
  20. #ifdef CONFIG_KASAN
  21. { KASAN_SHADOW_START, "Kasan shadow start"},
  22. { KASAN_SHADOW_END, "Kasan shadow end"},
  23. #endif
  24. { MODULES_VADDR, "Modules" },
  25. { PAGE_OFFSET, "Kernel Mapping" },
  26. { 0, "vmalloc() Area" },
  27. { FDT_FIXED_BASE, "FDT Area" },
  28. { FIXADDR_START, "Fixmap Area" },
  29. { VECTORS_BASE, "Vectors" },
  30. { VECTORS_BASE + PAGE_SIZE * 2, "Vectors End" },
  31. { -1, NULL },
  32. };
  33. #define pt_dump_seq_printf(m, fmt, args...) \
  34. ({ \
  35. if (m) \
  36. seq_printf(m, fmt, ##args); \
  37. })
  38. #define pt_dump_seq_puts(m, fmt) \
  39. ({ \
  40. if (m) \
  41. seq_printf(m, fmt); \
  42. })
  43. struct pg_state {
  44. struct seq_file *seq;
  45. const struct addr_marker *marker;
  46. unsigned long start_address;
  47. unsigned level;
  48. u64 current_prot;
  49. bool check_wx;
  50. unsigned long wx_pages;
  51. const char *current_domain;
  52. };
  53. struct prot_bits {
  54. u64 mask;
  55. u64 val;
  56. const char *set;
  57. const char *clear;
  58. bool ro_bit;
  59. bool nx_bit;
  60. };
  61. static const struct prot_bits pte_bits[] = {
  62. {
  63. .mask = L_PTE_USER,
  64. .val = L_PTE_USER,
  65. .set = "USR",
  66. .clear = " ",
  67. }, {
  68. .mask = L_PTE_RDONLY,
  69. .val = L_PTE_RDONLY,
  70. .set = "ro",
  71. .clear = "RW",
  72. .ro_bit = true,
  73. }, {
  74. .mask = L_PTE_XN,
  75. .val = L_PTE_XN,
  76. .set = "NX",
  77. .clear = "x ",
  78. .nx_bit = true,
  79. }, {
  80. .mask = L_PTE_SHARED,
  81. .val = L_PTE_SHARED,
  82. .set = "SHD",
  83. .clear = " ",
  84. }, {
  85. .mask = L_PTE_MT_MASK,
  86. .val = L_PTE_MT_UNCACHED,
  87. .set = "SO/UNCACHED",
  88. }, {
  89. .mask = L_PTE_MT_MASK,
  90. .val = L_PTE_MT_BUFFERABLE,
  91. .set = "MEM/BUFFERABLE/WC",
  92. }, {
  93. .mask = L_PTE_MT_MASK,
  94. .val = L_PTE_MT_WRITETHROUGH,
  95. .set = "MEM/CACHED/WT",
  96. }, {
  97. .mask = L_PTE_MT_MASK,
  98. .val = L_PTE_MT_WRITEBACK,
  99. .set = "MEM/CACHED/WBRA",
  100. #ifndef CONFIG_ARM_LPAE
  101. }, {
  102. .mask = L_PTE_MT_MASK,
  103. .val = L_PTE_MT_MINICACHE,
  104. .set = "MEM/MINICACHE",
  105. #endif
  106. }, {
  107. .mask = L_PTE_MT_MASK,
  108. .val = L_PTE_MT_WRITEALLOC,
  109. .set = "MEM/CACHED/WBWA",
  110. }, {
  111. .mask = L_PTE_MT_MASK,
  112. .val = L_PTE_MT_DEV_SHARED,
  113. .set = "DEV/SHARED",
  114. #ifndef CONFIG_ARM_LPAE
  115. }, {
  116. .mask = L_PTE_MT_MASK,
  117. .val = L_PTE_MT_DEV_NONSHARED,
  118. .set = "DEV/NONSHARED",
  119. #endif
  120. }, {
  121. .mask = L_PTE_MT_MASK,
  122. .val = L_PTE_MT_DEV_WC,
  123. .set = "DEV/WC",
  124. }, {
  125. .mask = L_PTE_MT_MASK,
  126. .val = L_PTE_MT_DEV_CACHED,
  127. .set = "DEV/CACHED",
  128. },
  129. };
  130. static const struct prot_bits section_bits[] = {
  131. #ifdef CONFIG_ARM_LPAE
  132. {
  133. .mask = PMD_SECT_USER,
  134. .val = PMD_SECT_USER,
  135. .set = "USR",
  136. }, {
  137. .mask = L_PMD_SECT_RDONLY | PMD_SECT_AP2,
  138. .val = L_PMD_SECT_RDONLY | PMD_SECT_AP2,
  139. .set = "ro",
  140. .clear = "RW",
  141. .ro_bit = true,
  142. #elif __LINUX_ARM_ARCH__ >= 6
  143. {
  144. .mask = PMD_SECT_APX | PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  145. .val = PMD_SECT_APX | PMD_SECT_AP_WRITE,
  146. .set = " ro",
  147. .ro_bit = true,
  148. }, {
  149. .mask = PMD_SECT_APX | PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  150. .val = PMD_SECT_AP_WRITE,
  151. .set = " RW",
  152. }, {
  153. .mask = PMD_SECT_APX | PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  154. .val = PMD_SECT_AP_READ,
  155. .set = "USR ro",
  156. }, {
  157. .mask = PMD_SECT_APX | PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  158. .val = PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  159. .set = "USR RW",
  160. #else /* ARMv4/ARMv5 */
  161. /* These are approximate */
  162. {
  163. .mask = PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  164. .val = 0,
  165. .set = " ro",
  166. .ro_bit = true,
  167. }, {
  168. .mask = PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  169. .val = PMD_SECT_AP_WRITE,
  170. .set = " RW",
  171. }, {
  172. .mask = PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  173. .val = PMD_SECT_AP_READ,
  174. .set = "USR ro",
  175. }, {
  176. .mask = PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  177. .val = PMD_SECT_AP_READ | PMD_SECT_AP_WRITE,
  178. .set = "USR RW",
  179. #endif
  180. }, {
  181. .mask = PMD_SECT_XN,
  182. .val = PMD_SECT_XN,
  183. .set = "NX",
  184. .clear = "x ",
  185. .nx_bit = true,
  186. }, {
  187. .mask = PMD_SECT_S,
  188. .val = PMD_SECT_S,
  189. .set = "SHD",
  190. .clear = " ",
  191. },
  192. };
  193. struct pg_level {
  194. const char *name;
  195. const struct prot_bits *bits;
  196. size_t num;
  197. u64 mask;
  198. const struct prot_bits *ro_bit;
  199. const struct prot_bits *nx_bit;
  200. };
  201. static struct pg_level pg_level[] = {
  202. {
  203. }, { /* pgd */
  204. }, { /* p4d */
  205. }, { /* pud */
  206. }, { /* pmd */
  207. .name = (CONFIG_PGTABLE_LEVELS > 2) ? "PMD" : "PGD",
  208. .bits = section_bits,
  209. .num = ARRAY_SIZE(section_bits),
  210. }, { /* pte */
  211. .name = "PTE",
  212. .bits = pte_bits,
  213. .num = ARRAY_SIZE(pte_bits),
  214. },
  215. };
  216. static void dump_prot(struct pg_state *st, const struct prot_bits *bits, size_t num)
  217. {
  218. unsigned i;
  219. for (i = 0; i < num; i++, bits++) {
  220. const char *s;
  221. if ((st->current_prot & bits->mask) == bits->val)
  222. s = bits->set;
  223. else
  224. s = bits->clear;
  225. if (s)
  226. pt_dump_seq_printf(st->seq, " %s", s);
  227. }
  228. }
  229. static void note_prot_wx(struct pg_state *st, unsigned long addr)
  230. {
  231. if (!st->check_wx)
  232. return;
  233. if ((st->current_prot & pg_level[st->level].ro_bit->mask) ==
  234. pg_level[st->level].ro_bit->val)
  235. return;
  236. if ((st->current_prot & pg_level[st->level].nx_bit->mask) ==
  237. pg_level[st->level].nx_bit->val)
  238. return;
  239. WARN_ONCE(1, "arm/mm: Found insecure W+X mapping at address %pS\n",
  240. (void *)st->start_address);
  241. st->wx_pages += (addr - st->start_address) / PAGE_SIZE;
  242. }
  243. static void note_page(struct pg_state *st, unsigned long addr,
  244. unsigned int level, u64 val, const char *domain)
  245. {
  246. static const char units[] = "KMGTPE";
  247. u64 prot = val & pg_level[level].mask;
  248. if (!st->level) {
  249. st->level = level;
  250. st->current_prot = prot;
  251. st->current_domain = domain;
  252. pt_dump_seq_printf(st->seq, "---[ %s ]---\n", st->marker->name);
  253. } else if (prot != st->current_prot || level != st->level ||
  254. domain != st->current_domain ||
  255. addr >= st->marker[1].start_address) {
  256. const char *unit = units;
  257. unsigned long delta;
  258. if (st->current_prot) {
  259. note_prot_wx(st, addr);
  260. pt_dump_seq_printf(st->seq, "0x%08lx-0x%08lx ",
  261. st->start_address, addr);
  262. delta = (addr - st->start_address) >> 10;
  263. while (!(delta & 1023) && unit[1]) {
  264. delta >>= 10;
  265. unit++;
  266. }
  267. pt_dump_seq_printf(st->seq, "%9lu%c %s", delta, *unit,
  268. pg_level[st->level].name);
  269. if (st->current_domain)
  270. pt_dump_seq_printf(st->seq, " %s",
  271. st->current_domain);
  272. if (pg_level[st->level].bits)
  273. dump_prot(st, pg_level[st->level].bits, pg_level[st->level].num);
  274. pt_dump_seq_printf(st->seq, "\n");
  275. }
  276. if (addr >= st->marker[1].start_address) {
  277. st->marker++;
  278. pt_dump_seq_printf(st->seq, "---[ %s ]---\n",
  279. st->marker->name);
  280. }
  281. st->start_address = addr;
  282. st->current_prot = prot;
  283. st->current_domain = domain;
  284. st->level = level;
  285. }
  286. }
  287. static void walk_pte(struct pg_state *st, pmd_t *pmd, unsigned long start,
  288. const char *domain)
  289. {
  290. pte_t *pte = pte_offset_kernel(pmd, 0);
  291. unsigned long addr;
  292. unsigned i;
  293. for (i = 0; i < PTRS_PER_PTE; i++, pte++) {
  294. addr = start + i * PAGE_SIZE;
  295. note_page(st, addr, 5, pte_val(*pte), domain);
  296. }
  297. }
  298. static const char *get_domain_name(pmd_t *pmd)
  299. {
  300. #ifndef CONFIG_ARM_LPAE
  301. switch (pmd_val(*pmd) & PMD_DOMAIN_MASK) {
  302. case PMD_DOMAIN(DOMAIN_KERNEL):
  303. return "KERNEL ";
  304. case PMD_DOMAIN(DOMAIN_USER):
  305. return "USER ";
  306. case PMD_DOMAIN(DOMAIN_IO):
  307. return "IO ";
  308. case PMD_DOMAIN(DOMAIN_VECTORS):
  309. return "VECTORS";
  310. default:
  311. return "unknown";
  312. }
  313. #endif
  314. return NULL;
  315. }
  316. static void walk_pmd(struct pg_state *st, pud_t *pud, unsigned long start)
  317. {
  318. pmd_t *pmd = pmd_offset(pud, 0);
  319. unsigned long addr;
  320. unsigned i;
  321. const char *domain;
  322. for (i = 0; i < PTRS_PER_PMD; i++, pmd++) {
  323. addr = start + i * PMD_SIZE;
  324. domain = get_domain_name(pmd);
  325. if (pmd_none(*pmd) || pmd_large(*pmd) || !pmd_present(*pmd))
  326. note_page(st, addr, 4, pmd_val(*pmd), domain);
  327. else
  328. walk_pte(st, pmd, addr, domain);
  329. if (SECTION_SIZE < PMD_SIZE && pmd_large(pmd[1])) {
  330. addr += SECTION_SIZE;
  331. pmd++;
  332. domain = get_domain_name(pmd);
  333. note_page(st, addr, 4, pmd_val(*pmd), domain);
  334. }
  335. }
  336. }
  337. static void walk_pud(struct pg_state *st, p4d_t *p4d, unsigned long start)
  338. {
  339. pud_t *pud = pud_offset(p4d, 0);
  340. unsigned long addr;
  341. unsigned i;
  342. for (i = 0; i < PTRS_PER_PUD; i++, pud++) {
  343. addr = start + i * PUD_SIZE;
  344. if (!pud_none(*pud)) {
  345. walk_pmd(st, pud, addr);
  346. } else {
  347. note_page(st, addr, 3, pud_val(*pud), NULL);
  348. }
  349. }
  350. }
  351. static void walk_p4d(struct pg_state *st, pgd_t *pgd, unsigned long start)
  352. {
  353. p4d_t *p4d = p4d_offset(pgd, 0);
  354. unsigned long addr;
  355. unsigned i;
  356. for (i = 0; i < PTRS_PER_P4D; i++, p4d++) {
  357. addr = start + i * P4D_SIZE;
  358. if (!p4d_none(*p4d)) {
  359. walk_pud(st, p4d, addr);
  360. } else {
  361. note_page(st, addr, 2, p4d_val(*p4d), NULL);
  362. }
  363. }
  364. }
  365. static void walk_pgd(struct pg_state *st, struct mm_struct *mm,
  366. unsigned long start)
  367. {
  368. pgd_t *pgd = pgd_offset(mm, 0UL);
  369. unsigned i;
  370. unsigned long addr;
  371. for (i = 0; i < PTRS_PER_PGD; i++, pgd++) {
  372. addr = start + i * PGDIR_SIZE;
  373. if (!pgd_none(*pgd)) {
  374. walk_p4d(st, pgd, addr);
  375. } else {
  376. note_page(st, addr, 1, pgd_val(*pgd), NULL);
  377. }
  378. }
  379. }
  380. void ptdump_walk_pgd(struct seq_file *m, struct ptdump_info *info)
  381. {
  382. struct pg_state st = {
  383. .seq = m,
  384. .marker = info->markers,
  385. .check_wx = false,
  386. };
  387. walk_pgd(&st, info->mm, info->base_addr);
  388. note_page(&st, 0, 0, 0, NULL);
  389. }
  390. static void __init ptdump_initialize(void)
  391. {
  392. unsigned i, j;
  393. for (i = 0; i < ARRAY_SIZE(pg_level); i++)
  394. if (pg_level[i].bits)
  395. for (j = 0; j < pg_level[i].num; j++) {
  396. pg_level[i].mask |= pg_level[i].bits[j].mask;
  397. if (pg_level[i].bits[j].ro_bit)
  398. pg_level[i].ro_bit = &pg_level[i].bits[j];
  399. if (pg_level[i].bits[j].nx_bit)
  400. pg_level[i].nx_bit = &pg_level[i].bits[j];
  401. }
  402. #ifdef CONFIG_KASAN
  403. address_markers[4].start_address = VMALLOC_START;
  404. #else
  405. address_markers[2].start_address = VMALLOC_START;
  406. #endif
  407. }
  408. static struct ptdump_info kernel_ptdump_info = {
  409. .mm = &init_mm,
  410. .markers = address_markers,
  411. .base_addr = 0,
  412. };
  413. void ptdump_check_wx(void)
  414. {
  415. struct pg_state st = {
  416. .seq = NULL,
  417. .marker = (struct addr_marker[]) {
  418. { 0, NULL},
  419. { -1, NULL},
  420. },
  421. .check_wx = true,
  422. };
  423. walk_pgd(&st, &init_mm, 0);
  424. note_page(&st, 0, 0, 0, NULL);
  425. if (st.wx_pages)
  426. pr_warn("Checked W+X mappings: FAILED, %lu W+X pages found\n",
  427. st.wx_pages);
  428. else
  429. pr_info("Checked W+X mappings: passed, no W+X pages found\n");
  430. }
  431. static int __init ptdump_init(void)
  432. {
  433. ptdump_initialize();
  434. ptdump_debugfs_register(&kernel_ptdump_info, "kernel_page_tables");
  435. return 0;
  436. }
  437. __initcall(ptdump_init);