spear320.c 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * arch/arm/mach-spear3xx/spear320.c
  4. *
  5. * SPEAr320 machine source file
  6. *
  7. * Copyright (C) 2009-2012 ST Microelectronics
  8. * Viresh Kumar <[email protected]>
  9. */
  10. #define pr_fmt(fmt) "SPEAr320: " fmt
  11. #include <linux/amba/pl022.h>
  12. #include <linux/amba/pl08x.h>
  13. #include <linux/amba/serial.h>
  14. #include <linux/of_platform.h>
  15. #include <asm/mach/arch.h>
  16. #include <asm/mach/map.h>
  17. #include "generic.h"
  18. #include "spear.h"
  19. #define SPEAR320_UART1_BASE UL(0xA3000000)
  20. #define SPEAR320_UART2_BASE UL(0xA4000000)
  21. #define SPEAR320_SSP0_BASE UL(0xA5000000)
  22. #define SPEAR320_SSP1_BASE UL(0xA6000000)
  23. /* DMAC platform data's slave info */
  24. struct pl08x_channel_data spear320_dma_info[] = {
  25. {
  26. .bus_id = "uart0_rx",
  27. .min_signal = 2,
  28. .max_signal = 2,
  29. .muxval = 0,
  30. .periph_buses = PL08X_AHB1,
  31. }, {
  32. .bus_id = "uart0_tx",
  33. .min_signal = 3,
  34. .max_signal = 3,
  35. .muxval = 0,
  36. .periph_buses = PL08X_AHB1,
  37. }, {
  38. .bus_id = "ssp0_rx",
  39. .min_signal = 8,
  40. .max_signal = 8,
  41. .muxval = 0,
  42. .periph_buses = PL08X_AHB1,
  43. }, {
  44. .bus_id = "ssp0_tx",
  45. .min_signal = 9,
  46. .max_signal = 9,
  47. .muxval = 0,
  48. .periph_buses = PL08X_AHB1,
  49. }, {
  50. .bus_id = "i2c0_rx",
  51. .min_signal = 10,
  52. .max_signal = 10,
  53. .muxval = 0,
  54. .periph_buses = PL08X_AHB1,
  55. }, {
  56. .bus_id = "i2c0_tx",
  57. .min_signal = 11,
  58. .max_signal = 11,
  59. .muxval = 0,
  60. .periph_buses = PL08X_AHB1,
  61. }, {
  62. .bus_id = "irda",
  63. .min_signal = 12,
  64. .max_signal = 12,
  65. .muxval = 0,
  66. .periph_buses = PL08X_AHB1,
  67. }, {
  68. .bus_id = "adc",
  69. .min_signal = 13,
  70. .max_signal = 13,
  71. .muxval = 0,
  72. .periph_buses = PL08X_AHB1,
  73. }, {
  74. .bus_id = "to_jpeg",
  75. .min_signal = 14,
  76. .max_signal = 14,
  77. .muxval = 0,
  78. .periph_buses = PL08X_AHB1,
  79. }, {
  80. .bus_id = "from_jpeg",
  81. .min_signal = 15,
  82. .max_signal = 15,
  83. .muxval = 0,
  84. .periph_buses = PL08X_AHB1,
  85. }, {
  86. .bus_id = "ssp1_rx",
  87. .min_signal = 0,
  88. .max_signal = 0,
  89. .muxval = 1,
  90. .periph_buses = PL08X_AHB2,
  91. }, {
  92. .bus_id = "ssp1_tx",
  93. .min_signal = 1,
  94. .max_signal = 1,
  95. .muxval = 1,
  96. .periph_buses = PL08X_AHB2,
  97. }, {
  98. .bus_id = "ssp2_rx",
  99. .min_signal = 2,
  100. .max_signal = 2,
  101. .muxval = 1,
  102. .periph_buses = PL08X_AHB2,
  103. }, {
  104. .bus_id = "ssp2_tx",
  105. .min_signal = 3,
  106. .max_signal = 3,
  107. .muxval = 1,
  108. .periph_buses = PL08X_AHB2,
  109. }, {
  110. .bus_id = "uart1_rx",
  111. .min_signal = 4,
  112. .max_signal = 4,
  113. .muxval = 1,
  114. .periph_buses = PL08X_AHB2,
  115. }, {
  116. .bus_id = "uart1_tx",
  117. .min_signal = 5,
  118. .max_signal = 5,
  119. .muxval = 1,
  120. .periph_buses = PL08X_AHB2,
  121. }, {
  122. .bus_id = "uart2_rx",
  123. .min_signal = 6,
  124. .max_signal = 6,
  125. .muxval = 1,
  126. .periph_buses = PL08X_AHB2,
  127. }, {
  128. .bus_id = "uart2_tx",
  129. .min_signal = 7,
  130. .max_signal = 7,
  131. .muxval = 1,
  132. .periph_buses = PL08X_AHB2,
  133. }, {
  134. .bus_id = "i2c1_rx",
  135. .min_signal = 8,
  136. .max_signal = 8,
  137. .muxval = 1,
  138. .periph_buses = PL08X_AHB2,
  139. }, {
  140. .bus_id = "i2c1_tx",
  141. .min_signal = 9,
  142. .max_signal = 9,
  143. .muxval = 1,
  144. .periph_buses = PL08X_AHB2,
  145. }, {
  146. .bus_id = "i2c2_rx",
  147. .min_signal = 10,
  148. .max_signal = 10,
  149. .muxval = 1,
  150. .periph_buses = PL08X_AHB2,
  151. }, {
  152. .bus_id = "i2c2_tx",
  153. .min_signal = 11,
  154. .max_signal = 11,
  155. .muxval = 1,
  156. .periph_buses = PL08X_AHB2,
  157. }, {
  158. .bus_id = "i2s_rx",
  159. .min_signal = 12,
  160. .max_signal = 12,
  161. .muxval = 1,
  162. .periph_buses = PL08X_AHB2,
  163. }, {
  164. .bus_id = "i2s_tx",
  165. .min_signal = 13,
  166. .max_signal = 13,
  167. .muxval = 1,
  168. .periph_buses = PL08X_AHB2,
  169. }, {
  170. .bus_id = "rs485_rx",
  171. .min_signal = 14,
  172. .max_signal = 14,
  173. .muxval = 1,
  174. .periph_buses = PL08X_AHB2,
  175. }, {
  176. .bus_id = "rs485_tx",
  177. .min_signal = 15,
  178. .max_signal = 15,
  179. .muxval = 1,
  180. .periph_buses = PL08X_AHB2,
  181. },
  182. };
  183. static struct pl022_ssp_controller spear320_ssp_data[] = {
  184. {
  185. .bus_id = 1,
  186. .enable_dma = 1,
  187. .dma_filter = pl08x_filter_id,
  188. .dma_tx_param = "ssp1_tx",
  189. .dma_rx_param = "ssp1_rx",
  190. }, {
  191. .bus_id = 2,
  192. .enable_dma = 1,
  193. .dma_filter = pl08x_filter_id,
  194. .dma_tx_param = "ssp2_tx",
  195. .dma_rx_param = "ssp2_rx",
  196. }
  197. };
  198. static struct amba_pl011_data spear320_uart_data[] = {
  199. {
  200. .dma_filter = pl08x_filter_id,
  201. .dma_tx_param = "uart1_tx",
  202. .dma_rx_param = "uart1_rx",
  203. }, {
  204. .dma_filter = pl08x_filter_id,
  205. .dma_tx_param = "uart2_tx",
  206. .dma_rx_param = "uart2_rx",
  207. },
  208. };
  209. /* Add SPEAr310 auxdata to pass platform data */
  210. static struct of_dev_auxdata spear320_auxdata_lookup[] __initdata = {
  211. OF_DEV_AUXDATA("arm,pl022", SPEAR3XX_ICM1_SSP_BASE, NULL,
  212. &pl022_plat_data),
  213. OF_DEV_AUXDATA("arm,pl080", SPEAR_ICM3_DMA_BASE, NULL,
  214. &pl080_plat_data),
  215. OF_DEV_AUXDATA("arm,pl022", SPEAR320_SSP0_BASE, NULL,
  216. &spear320_ssp_data[0]),
  217. OF_DEV_AUXDATA("arm,pl022", SPEAR320_SSP1_BASE, NULL,
  218. &spear320_ssp_data[1]),
  219. OF_DEV_AUXDATA("arm,pl011", SPEAR320_UART1_BASE, NULL,
  220. &spear320_uart_data[0]),
  221. OF_DEV_AUXDATA("arm,pl011", SPEAR320_UART2_BASE, NULL,
  222. &spear320_uart_data[1]),
  223. {}
  224. };
  225. static void __init spear320_dt_init(void)
  226. {
  227. pl080_plat_data.slave_channels = spear320_dma_info;
  228. pl080_plat_data.num_slave_channels = ARRAY_SIZE(spear320_dma_info);
  229. of_platform_default_populate(NULL, spear320_auxdata_lookup, NULL);
  230. }
  231. static const char * const spear320_dt_board_compat[] = {
  232. "st,spear320",
  233. "st,spear320-evb",
  234. "st,spear320-hmi",
  235. NULL,
  236. };
  237. struct map_desc spear320_io_desc[] __initdata = {
  238. {
  239. .virtual = (unsigned long)VA_SPEAR320_SOC_CONFIG_BASE,
  240. .pfn = __phys_to_pfn(SPEAR320_SOC_CONFIG_BASE),
  241. .length = SZ_16M,
  242. .type = MT_DEVICE
  243. },
  244. };
  245. static void __init spear320_map_io(void)
  246. {
  247. iotable_init(spear320_io_desc, ARRAY_SIZE(spear320_io_desc));
  248. spear3xx_map_io();
  249. }
  250. DT_MACHINE_START(SPEAR320_DT, "ST SPEAr320 SoC with Flattened Device Tree")
  251. .map_io = spear320_map_io,
  252. .init_time = spear3xx_timer_init,
  253. .init_machine = spear320_dt_init,
  254. .restart = spear_restart,
  255. .dt_compat = spear320_dt_board_compat,
  256. MACHINE_END