spear310.c 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * arch/arm/mach-spear3xx/spear310.c
  4. *
  5. * SPEAr310 machine source file
  6. *
  7. * Copyright (C) 2009-2012 ST Microelectronics
  8. * Viresh Kumar <[email protected]>
  9. */
  10. #define pr_fmt(fmt) "SPEAr310: " fmt
  11. #include <linux/amba/pl08x.h>
  12. #include <linux/amba/serial.h>
  13. #include <linux/of_platform.h>
  14. #include <asm/mach/arch.h>
  15. #include "generic.h"
  16. #include "spear.h"
  17. #define SPEAR310_UART1_BASE UL(0xB2000000)
  18. #define SPEAR310_UART2_BASE UL(0xB2080000)
  19. #define SPEAR310_UART3_BASE UL(0xB2100000)
  20. #define SPEAR310_UART4_BASE UL(0xB2180000)
  21. #define SPEAR310_UART5_BASE UL(0xB2200000)
  22. /* DMAC platform data's slave info */
  23. struct pl08x_channel_data spear310_dma_info[] = {
  24. {
  25. .bus_id = "uart0_rx",
  26. .min_signal = 2,
  27. .max_signal = 2,
  28. .muxval = 0,
  29. .periph_buses = PL08X_AHB1,
  30. }, {
  31. .bus_id = "uart0_tx",
  32. .min_signal = 3,
  33. .max_signal = 3,
  34. .muxval = 0,
  35. .periph_buses = PL08X_AHB1,
  36. }, {
  37. .bus_id = "ssp0_rx",
  38. .min_signal = 8,
  39. .max_signal = 8,
  40. .muxval = 0,
  41. .periph_buses = PL08X_AHB1,
  42. }, {
  43. .bus_id = "ssp0_tx",
  44. .min_signal = 9,
  45. .max_signal = 9,
  46. .muxval = 0,
  47. .periph_buses = PL08X_AHB1,
  48. }, {
  49. .bus_id = "i2c_rx",
  50. .min_signal = 10,
  51. .max_signal = 10,
  52. .muxval = 0,
  53. .periph_buses = PL08X_AHB1,
  54. }, {
  55. .bus_id = "i2c_tx",
  56. .min_signal = 11,
  57. .max_signal = 11,
  58. .muxval = 0,
  59. .periph_buses = PL08X_AHB1,
  60. }, {
  61. .bus_id = "irda",
  62. .min_signal = 12,
  63. .max_signal = 12,
  64. .muxval = 0,
  65. .periph_buses = PL08X_AHB1,
  66. }, {
  67. .bus_id = "adc",
  68. .min_signal = 13,
  69. .max_signal = 13,
  70. .muxval = 0,
  71. .periph_buses = PL08X_AHB1,
  72. }, {
  73. .bus_id = "to_jpeg",
  74. .min_signal = 14,
  75. .max_signal = 14,
  76. .muxval = 0,
  77. .periph_buses = PL08X_AHB1,
  78. }, {
  79. .bus_id = "from_jpeg",
  80. .min_signal = 15,
  81. .max_signal = 15,
  82. .muxval = 0,
  83. .periph_buses = PL08X_AHB1,
  84. }, {
  85. .bus_id = "uart1_rx",
  86. .min_signal = 0,
  87. .max_signal = 0,
  88. .muxval = 1,
  89. .periph_buses = PL08X_AHB1,
  90. }, {
  91. .bus_id = "uart1_tx",
  92. .min_signal = 1,
  93. .max_signal = 1,
  94. .muxval = 1,
  95. .periph_buses = PL08X_AHB1,
  96. }, {
  97. .bus_id = "uart2_rx",
  98. .min_signal = 2,
  99. .max_signal = 2,
  100. .muxval = 1,
  101. .periph_buses = PL08X_AHB1,
  102. }, {
  103. .bus_id = "uart2_tx",
  104. .min_signal = 3,
  105. .max_signal = 3,
  106. .muxval = 1,
  107. .periph_buses = PL08X_AHB1,
  108. }, {
  109. .bus_id = "uart3_rx",
  110. .min_signal = 4,
  111. .max_signal = 4,
  112. .muxval = 1,
  113. .periph_buses = PL08X_AHB1,
  114. }, {
  115. .bus_id = "uart3_tx",
  116. .min_signal = 5,
  117. .max_signal = 5,
  118. .muxval = 1,
  119. .periph_buses = PL08X_AHB1,
  120. }, {
  121. .bus_id = "uart4_rx",
  122. .min_signal = 6,
  123. .max_signal = 6,
  124. .muxval = 1,
  125. .periph_buses = PL08X_AHB1,
  126. }, {
  127. .bus_id = "uart4_tx",
  128. .min_signal = 7,
  129. .max_signal = 7,
  130. .muxval = 1,
  131. .periph_buses = PL08X_AHB1,
  132. }, {
  133. .bus_id = "uart5_rx",
  134. .min_signal = 8,
  135. .max_signal = 8,
  136. .muxval = 1,
  137. .periph_buses = PL08X_AHB1,
  138. }, {
  139. .bus_id = "uart5_tx",
  140. .min_signal = 9,
  141. .max_signal = 9,
  142. .muxval = 1,
  143. .periph_buses = PL08X_AHB1,
  144. }, {
  145. .bus_id = "ras5_rx",
  146. .min_signal = 10,
  147. .max_signal = 10,
  148. .muxval = 1,
  149. .periph_buses = PL08X_AHB1,
  150. }, {
  151. .bus_id = "ras5_tx",
  152. .min_signal = 11,
  153. .max_signal = 11,
  154. .muxval = 1,
  155. .periph_buses = PL08X_AHB1,
  156. }, {
  157. .bus_id = "ras6_rx",
  158. .min_signal = 12,
  159. .max_signal = 12,
  160. .muxval = 1,
  161. .periph_buses = PL08X_AHB1,
  162. }, {
  163. .bus_id = "ras6_tx",
  164. .min_signal = 13,
  165. .max_signal = 13,
  166. .muxval = 1,
  167. .periph_buses = PL08X_AHB1,
  168. }, {
  169. .bus_id = "ras7_rx",
  170. .min_signal = 14,
  171. .max_signal = 14,
  172. .muxval = 1,
  173. .periph_buses = PL08X_AHB1,
  174. }, {
  175. .bus_id = "ras7_tx",
  176. .min_signal = 15,
  177. .max_signal = 15,
  178. .muxval = 1,
  179. .periph_buses = PL08X_AHB1,
  180. },
  181. };
  182. /* uart devices plat data */
  183. static struct amba_pl011_data spear310_uart_data[] = {
  184. {
  185. .dma_filter = pl08x_filter_id,
  186. .dma_tx_param = "uart1_tx",
  187. .dma_rx_param = "uart1_rx",
  188. }, {
  189. .dma_filter = pl08x_filter_id,
  190. .dma_tx_param = "uart2_tx",
  191. .dma_rx_param = "uart2_rx",
  192. }, {
  193. .dma_filter = pl08x_filter_id,
  194. .dma_tx_param = "uart3_tx",
  195. .dma_rx_param = "uart3_rx",
  196. }, {
  197. .dma_filter = pl08x_filter_id,
  198. .dma_tx_param = "uart4_tx",
  199. .dma_rx_param = "uart4_rx",
  200. }, {
  201. .dma_filter = pl08x_filter_id,
  202. .dma_tx_param = "uart5_tx",
  203. .dma_rx_param = "uart5_rx",
  204. },
  205. };
  206. /* Add SPEAr310 auxdata to pass platform data */
  207. static struct of_dev_auxdata spear310_auxdata_lookup[] __initdata = {
  208. OF_DEV_AUXDATA("arm,pl022", SPEAR3XX_ICM1_SSP_BASE, NULL,
  209. &pl022_plat_data),
  210. OF_DEV_AUXDATA("arm,pl080", SPEAR_ICM3_DMA_BASE, NULL,
  211. &pl080_plat_data),
  212. OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART1_BASE, NULL,
  213. &spear310_uart_data[0]),
  214. OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART2_BASE, NULL,
  215. &spear310_uart_data[1]),
  216. OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART3_BASE, NULL,
  217. &spear310_uart_data[2]),
  218. OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART4_BASE, NULL,
  219. &spear310_uart_data[3]),
  220. OF_DEV_AUXDATA("arm,pl011", SPEAR310_UART5_BASE, NULL,
  221. &spear310_uart_data[4]),
  222. {}
  223. };
  224. static void __init spear310_dt_init(void)
  225. {
  226. pl080_plat_data.slave_channels = spear310_dma_info;
  227. pl080_plat_data.num_slave_channels = ARRAY_SIZE(spear310_dma_info);
  228. of_platform_default_populate(NULL, spear310_auxdata_lookup, NULL);
  229. }
  230. static const char * const spear310_dt_board_compat[] = {
  231. "st,spear310",
  232. "st,spear310-evb",
  233. NULL,
  234. };
  235. static void __init spear310_map_io(void)
  236. {
  237. spear3xx_map_io();
  238. }
  239. DT_MACHINE_START(SPEAR310_DT, "ST SPEAr310 SoC with Flattened Device Tree")
  240. .map_io = spear310_map_io,
  241. .init_time = spear3xx_timer_init,
  242. .init_machine = spear310_dt_init,
  243. .restart = spear_restart,
  244. .dt_compat = spear310_dt_board_compat,
  245. MACHINE_END