s3c2412.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175
  1. // SPDX-License-Identifier: GPL-2.0
  2. //
  3. // Copyright (c) 2006 Simtec Electronics
  4. // Ben Dooks <[email protected]>
  5. //
  6. // http://armlinux.simtec.co.uk/.
  7. #include <linux/kernel.h>
  8. #include <linux/types.h>
  9. #include <linux/interrupt.h>
  10. #include <linux/list.h>
  11. #include <linux/timer.h>
  12. #include <linux/init.h>
  13. #include <linux/clk.h>
  14. #include <linux/delay.h>
  15. #include <linux/device.h>
  16. #include <linux/syscore_ops.h>
  17. #include <linux/serial_core.h>
  18. #include <linux/serial_s3c.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/io.h>
  21. #include <linux/reboot.h>
  22. #include <asm/mach/arch.h>
  23. #include <asm/mach/map.h>
  24. #include <asm/mach/irq.h>
  25. #include <asm/proc-fns.h>
  26. #include <asm/irq.h>
  27. #include <asm/system_misc.h>
  28. #include "map.h"
  29. #include "regs-clock.h"
  30. #include "regs-gpio.h"
  31. #include "cpu.h"
  32. #include "devs.h"
  33. #include "pm.h"
  34. #include "s3c24xx.h"
  35. #include "nand-core-s3c24xx.h"
  36. #include "regs-dsc-s3c24xx.h"
  37. #include "s3c2412-power.h"
  38. #ifndef CONFIG_CPU_S3C2412_ONLY
  39. void __iomem *s3c24xx_va_gpio2 = S3C24XX_VA_GPIO;
  40. static inline void s3c2412_init_gpio2(void)
  41. {
  42. s3c24xx_va_gpio2 = S3C24XX_VA_GPIO + 0x10;
  43. }
  44. #else
  45. #define s3c2412_init_gpio2() do { } while(0)
  46. #endif
  47. /* Initial IO mappings */
  48. static struct map_desc s3c2412_iodesc[] __initdata __maybe_unused = {
  49. IODESC_ENT(CLKPWR),
  50. IODESC_ENT(TIMER),
  51. IODESC_ENT(WATCHDOG),
  52. {
  53. .virtual = (unsigned long)S3C2412_VA_SSMC,
  54. .pfn = __phys_to_pfn(S3C2412_PA_SSMC),
  55. .length = SZ_1M,
  56. .type = MT_DEVICE,
  57. },
  58. {
  59. .virtual = (unsigned long)S3C2412_VA_EBI,
  60. .pfn = __phys_to_pfn(S3C2412_PA_EBI),
  61. .length = SZ_1M,
  62. .type = MT_DEVICE,
  63. },
  64. };
  65. /* uart registration process */
  66. void __init s3c2412_init_uarts(struct s3c2410_uartcfg *cfg, int no)
  67. {
  68. s3c24xx_init_uartdevs("s3c2412-uart", s3c2410_uart_resources, cfg, no);
  69. /* rename devices that are s3c2412/s3c2413 specific */
  70. s3c_device_sdi.name = "s3c2412-sdi";
  71. s3c_device_lcd.name = "s3c2412-lcd";
  72. s3c_nand_setname("s3c2412-nand");
  73. /* alter IRQ of SDI controller */
  74. s3c_device_sdi.resource[1].start = IRQ_S3C2412_SDI;
  75. s3c_device_sdi.resource[1].end = IRQ_S3C2412_SDI;
  76. /* spi channel related changes, s3c2412/13 specific */
  77. s3c_device_spi0.name = "s3c2412-spi";
  78. s3c_device_spi0.resource[0].end = S3C24XX_PA_SPI + 0x24;
  79. s3c_device_spi1.name = "s3c2412-spi";
  80. s3c_device_spi1.resource[0].start = S3C24XX_PA_SPI + S3C2412_SPI1;
  81. s3c_device_spi1.resource[0].end = S3C24XX_PA_SPI + S3C2412_SPI1 + 0x24;
  82. }
  83. /* s3c2412_idle
  84. *
  85. * use the standard idle call by ensuring the idle mode
  86. * in power config, then issuing the idle co-processor
  87. * instruction
  88. */
  89. static void s3c2412_idle(void)
  90. {
  91. unsigned long tmp;
  92. /* ensure our idle mode is to go to idle */
  93. tmp = __raw_readl(S3C2412_PWRCFG);
  94. tmp &= ~S3C2412_PWRCFG_STANDBYWFI_MASK;
  95. tmp |= S3C2412_PWRCFG_STANDBYWFI_IDLE;
  96. __raw_writel(tmp, S3C2412_PWRCFG);
  97. cpu_do_idle();
  98. }
  99. /* s3c2412_map_io
  100. *
  101. * register the standard cpu IO areas, and any passed in from the
  102. * machine specific initialisation.
  103. */
  104. void __init s3c2412_map_io(void)
  105. {
  106. /* move base of IO */
  107. s3c2412_init_gpio2();
  108. /* set our idle function */
  109. arm_pm_idle = s3c2412_idle;
  110. /* register our io-tables */
  111. iotable_init(s3c2412_iodesc, ARRAY_SIZE(s3c2412_iodesc));
  112. }
  113. /* need to register the subsystem before we actually register the device, and
  114. * we also need to ensure that it has been initialised before any of the
  115. * drivers even try to use it (even if not on an s3c2412 based system)
  116. * as a driver which may support both 2410 and 2440 may try and use it.
  117. */
  118. struct bus_type s3c2412_subsys = {
  119. .name = "s3c2412-core",
  120. .dev_name = "s3c2412-core",
  121. };
  122. static int __init s3c2412_core_init(void)
  123. {
  124. return subsys_system_register(&s3c2412_subsys, NULL);
  125. }
  126. core_initcall(s3c2412_core_init);
  127. static struct device s3c2412_dev = {
  128. .bus = &s3c2412_subsys,
  129. };
  130. int __init s3c2412_init(void)
  131. {
  132. printk("S3C2412: Initialising architecture\n");
  133. #ifdef CONFIG_PM_SLEEP
  134. register_syscore_ops(&s3c2412_pm_syscore_ops);
  135. register_syscore_ops(&s3c24xx_irq_syscore_ops);
  136. #endif
  137. return device_register(&s3c2412_dev);
  138. }