dma-s3c24xx.h 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) 2003-2006 Simtec Electronics
  4. * Ben Dooks <[email protected]>
  5. *
  6. * Samsung S3C24XX DMA support
  7. */
  8. #ifndef __ASM_ARCH_DMA_H
  9. #define __ASM_ARCH_DMA_H __FILE__
  10. #include <linux/device.h>
  11. /* We use `virtual` dma channels to hide the fact we have only a limited
  12. * number of DMA channels, and not of all of them (dependent on the device)
  13. * can be attached to any DMA source. We therefore let the DMA core handle
  14. * the allocation of hardware channels to clients.
  15. */
  16. enum dma_ch {
  17. DMACH_XD0 = 0,
  18. DMACH_XD1,
  19. DMACH_SDI,
  20. DMACH_SPI0,
  21. DMACH_SPI1,
  22. DMACH_UART0,
  23. DMACH_UART1,
  24. DMACH_UART2,
  25. DMACH_TIMER,
  26. DMACH_I2S_IN,
  27. DMACH_I2S_OUT,
  28. DMACH_PCM_IN,
  29. DMACH_PCM_OUT,
  30. DMACH_MIC_IN,
  31. DMACH_USB_EP1,
  32. DMACH_USB_EP2,
  33. DMACH_USB_EP3,
  34. DMACH_USB_EP4,
  35. DMACH_UART0_SRC2, /* s3c2412 second uart sources */
  36. DMACH_UART1_SRC2,
  37. DMACH_UART2_SRC2,
  38. DMACH_UART3, /* s3c2443 has extra uart */
  39. DMACH_UART3_SRC2,
  40. DMACH_SPI0_TX, /* s3c2443/2416/2450 hsspi0 */
  41. DMACH_SPI0_RX, /* s3c2443/2416/2450 hsspi0 */
  42. DMACH_SPI1_TX, /* s3c2443/2450 hsspi1 */
  43. DMACH_SPI1_RX, /* s3c2443/2450 hsspi1 */
  44. DMACH_MAX, /* the end entry */
  45. };
  46. #endif /* __ASM_ARCH_DMA_H */