anubis.h 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (c) 2005 Simtec Electronics
  4. * http://www.simtec.co.uk/products/
  5. * Ben Dooks <[email protected]>
  6. *
  7. * ANUBIS - CPLD control constants
  8. * ANUBIS - IRQ Number definitions
  9. * ANUBIS - Memory map definitions
  10. */
  11. #ifndef __MACH_S3C24XX_ANUBIS_H
  12. #define __MACH_S3C24XX_ANUBIS_H __FILE__
  13. /* CTRL2 - NAND WP control, IDE Reset assert/check */
  14. #define ANUBIS_CTRL1_NANDSEL (0x3)
  15. /* IDREG - revision */
  16. #define ANUBIS_IDREG_REVMASK (0x7)
  17. /* irq */
  18. #define ANUBIS_IRQ_IDE0 IRQ_EINT2
  19. #define ANUBIS_IRQ_IDE1 IRQ_EINT3
  20. #define ANUBIS_IRQ_ASIX IRQ_EINT1
  21. /* map */
  22. /* start peripherals off after the S3C2410 */
  23. #define ANUBIS_IOADDR(x) (S3C2410_ADDR((x) + 0x01800000))
  24. #define ANUBIS_PA_CPLD (S3C2410_CS1 | (1<<26))
  25. /* we put the CPLD registers next, to get them out of the way */
  26. #define ANUBIS_VA_CTRL1 ANUBIS_IOADDR(0x00000000)
  27. #define ANUBIS_PA_CTRL1 ANUBIS_PA_CPLD
  28. #define ANUBIS_VA_IDREG ANUBIS_IOADDR(0x00300000)
  29. #define ANUBIS_PA_IDREG (ANUBIS_PA_CPLD + (3 << 23))
  30. #define ANUBIS_IDEPRI ANUBIS_IOADDR(0x01000000)
  31. #define ANUBIS_IDEPRIAUX ANUBIS_IOADDR(0x01100000)
  32. #define ANUBIS_IDESEC ANUBIS_IOADDR(0x01200000)
  33. #define ANUBIS_IDESECAUX ANUBIS_IOADDR(0x01300000)
  34. #endif /* __MACH_S3C24XX_ANUBIS_H */