rd88f5181l-fxo-setup.c 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * arch/arm/mach-orion5x/rd88f5181l-fxo-setup.c
  4. *
  5. * Marvell Orion-VoIP FXO Reference Design Setup
  6. */
  7. #include <linux/gpio.h>
  8. #include <linux/kernel.h>
  9. #include <linux/init.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/pci.h>
  12. #include <linux/irq.h>
  13. #include <linux/mtd/physmap.h>
  14. #include <linux/mv643xx_eth.h>
  15. #include <linux/ethtool.h>
  16. #include <linux/platform_data/dsa.h>
  17. #include <asm/mach-types.h>
  18. #include <asm/mach/arch.h>
  19. #include <asm/mach/pci.h>
  20. #include "common.h"
  21. #include "mpp.h"
  22. #include "orion5x.h"
  23. /*****************************************************************************
  24. * RD-88F5181L FXO Info
  25. ****************************************************************************/
  26. /*
  27. * 8M NOR flash Device bus boot chip select
  28. */
  29. #define RD88F5181L_FXO_NOR_BOOT_BASE 0xff800000
  30. #define RD88F5181L_FXO_NOR_BOOT_SIZE SZ_8M
  31. /*****************************************************************************
  32. * 8M NOR Flash on Device bus Boot chip select
  33. ****************************************************************************/
  34. static struct physmap_flash_data rd88f5181l_fxo_nor_boot_flash_data = {
  35. .width = 1,
  36. };
  37. static struct resource rd88f5181l_fxo_nor_boot_flash_resource = {
  38. .flags = IORESOURCE_MEM,
  39. .start = RD88F5181L_FXO_NOR_BOOT_BASE,
  40. .end = RD88F5181L_FXO_NOR_BOOT_BASE +
  41. RD88F5181L_FXO_NOR_BOOT_SIZE - 1,
  42. };
  43. static struct platform_device rd88f5181l_fxo_nor_boot_flash = {
  44. .name = "physmap-flash",
  45. .id = 0,
  46. .dev = {
  47. .platform_data = &rd88f5181l_fxo_nor_boot_flash_data,
  48. },
  49. .num_resources = 1,
  50. .resource = &rd88f5181l_fxo_nor_boot_flash_resource,
  51. };
  52. /*****************************************************************************
  53. * General Setup
  54. ****************************************************************************/
  55. static unsigned int rd88f5181l_fxo_mpp_modes[] __initdata = {
  56. MPP0_GPIO, /* LED1 CardBus LED (front panel) */
  57. MPP1_GPIO, /* PCI_intA */
  58. MPP2_GPIO, /* Hard Reset / Factory Init*/
  59. MPP3_GPIO, /* FXS or DAA select */
  60. MPP4_GPIO, /* LED6 - phone LED (front panel) */
  61. MPP5_GPIO, /* LED5 - phone LED (front panel) */
  62. MPP6_PCI_CLK, /* CPU PCI refclk */
  63. MPP7_PCI_CLK, /* PCI/PCIe refclk */
  64. MPP8_GPIO, /* CardBus reset */
  65. MPP9_GPIO, /* GE_RXERR */
  66. MPP10_GPIO, /* LED2 MiniPCI LED (front panel) */
  67. MPP11_GPIO, /* Lifeline control */
  68. MPP12_GIGE, /* GE_TXD[4] */
  69. MPP13_GIGE, /* GE_TXD[5] */
  70. MPP14_GIGE, /* GE_TXD[6] */
  71. MPP15_GIGE, /* GE_TXD[7] */
  72. MPP16_GIGE, /* GE_RXD[4] */
  73. MPP17_GIGE, /* GE_RXD[5] */
  74. MPP18_GIGE, /* GE_RXD[6] */
  75. MPP19_GIGE, /* GE_RXD[7] */
  76. 0,
  77. };
  78. static struct mv643xx_eth_platform_data rd88f5181l_fxo_eth_data = {
  79. .phy_addr = MV643XX_ETH_PHY_NONE,
  80. .speed = SPEED_1000,
  81. .duplex = DUPLEX_FULL,
  82. };
  83. static struct dsa_chip_data rd88f5181l_fxo_switch_chip_data = {
  84. .port_names[0] = "lan2",
  85. .port_names[1] = "lan1",
  86. .port_names[2] = "wan",
  87. .port_names[3] = "cpu",
  88. .port_names[5] = "lan4",
  89. .port_names[7] = "lan3",
  90. };
  91. static void __init rd88f5181l_fxo_init(void)
  92. {
  93. /*
  94. * Setup basic Orion functions. Need to be called early.
  95. */
  96. orion5x_init();
  97. orion5x_mpp_conf(rd88f5181l_fxo_mpp_modes);
  98. /*
  99. * Configure peripherals.
  100. */
  101. orion5x_ehci0_init();
  102. orion5x_eth_init(&rd88f5181l_fxo_eth_data);
  103. orion5x_eth_switch_init(&rd88f5181l_fxo_switch_chip_data);
  104. orion5x_uart0_init();
  105. mvebu_mbus_add_window_by_id(ORION_MBUS_DEVBUS_BOOT_TARGET,
  106. ORION_MBUS_DEVBUS_BOOT_ATTR,
  107. RD88F5181L_FXO_NOR_BOOT_BASE,
  108. RD88F5181L_FXO_NOR_BOOT_SIZE);
  109. platform_device_register(&rd88f5181l_fxo_nor_boot_flash);
  110. }
  111. static int __init
  112. rd88f5181l_fxo_pci_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
  113. {
  114. int irq;
  115. /*
  116. * Check for devices with hard-wired IRQs.
  117. */
  118. irq = orion5x_pci_map_irq(dev, slot, pin);
  119. if (irq != -1)
  120. return irq;
  121. /*
  122. * Mini-PCI / Cardbus slot.
  123. */
  124. return gpio_to_irq(1);
  125. }
  126. static struct hw_pci rd88f5181l_fxo_pci __initdata = {
  127. .nr_controllers = 2,
  128. .setup = orion5x_pci_sys_setup,
  129. .scan = orion5x_pci_sys_scan_bus,
  130. .map_irq = rd88f5181l_fxo_pci_map_irq,
  131. };
  132. static int __init rd88f5181l_fxo_pci_init(void)
  133. {
  134. if (machine_is_rd88f5181l_fxo()) {
  135. orion5x_pci_set_cardbus_mode();
  136. pci_common_init(&rd88f5181l_fxo_pci);
  137. }
  138. return 0;
  139. }
  140. subsys_initcall(rd88f5181l_fxo_pci_init);
  141. MACHINE_START(RD88F5181L_FXO, "Marvell Orion-VoIP FXO Reference Design")
  142. /* Maintainer: Nicolas Pitre <[email protected]> */
  143. .atag_offset = 0x100,
  144. .nr_irqs = ORION5X_NR_IRQS,
  145. .init_machine = rd88f5181l_fxo_init,
  146. .map_io = orion5x_map_io,
  147. .init_early = orion5x_init_early,
  148. .init_irq = orion5x_init_irq,
  149. .init_time = orion5x_timer_init,
  150. .fixup = tag_fixup_mem32,
  151. .restart = orion5x_restart,
  152. MACHINE_END