vc3xxx_data.c 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * OMAP3 Voltage Controller (VC) data
  4. *
  5. * Copyright (C) 2007, 2010 Texas Instruments, Inc.
  6. * Rajendra Nayak <[email protected]>
  7. * Lesly A M <[email protected]>
  8. * Thara Gopinath <[email protected]>
  9. *
  10. * Copyright (C) 2008, 2011 Nokia Corporation
  11. * Kalle Jokiniemi
  12. * Paul Walmsley
  13. */
  14. #include <linux/io.h>
  15. #include <linux/err.h>
  16. #include <linux/init.h>
  17. #include "common.h"
  18. #include "prm-regbits-34xx.h"
  19. #include "voltage.h"
  20. #include "vc.h"
  21. /*
  22. * VC data common to 34xx/36xx chips
  23. * XXX This stuff presumably belongs in the vc3xxx.c or vc.c file.
  24. */
  25. static struct omap_vc_common omap3_vc_common = {
  26. .bypass_val_reg = OMAP3_PRM_VC_BYPASS_VAL_OFFSET,
  27. .data_shift = OMAP3430_DATA_SHIFT,
  28. .slaveaddr_shift = OMAP3430_SLAVEADDR_SHIFT,
  29. .regaddr_shift = OMAP3430_REGADDR_SHIFT,
  30. .valid = OMAP3430_VALID_MASK,
  31. .cmd_on_shift = OMAP3430_VC_CMD_ON_SHIFT,
  32. .cmd_on_mask = OMAP3430_VC_CMD_ON_MASK,
  33. .cmd_onlp_shift = OMAP3430_VC_CMD_ONLP_SHIFT,
  34. .cmd_ret_shift = OMAP3430_VC_CMD_RET_SHIFT,
  35. .cmd_off_shift = OMAP3430_VC_CMD_OFF_SHIFT,
  36. .i2c_cfg_clear_mask = OMAP3430_SREN_MASK | OMAP3430_HSEN_MASK,
  37. .i2c_cfg_hsen_mask = OMAP3430_HSEN_MASK,
  38. .i2c_cfg_reg = OMAP3_PRM_VC_I2C_CFG_OFFSET,
  39. .i2c_mcode_mask = OMAP3430_MCODE_MASK,
  40. };
  41. struct omap_vc_channel omap3_vc_mpu = {
  42. .flags = OMAP_VC_CHANNEL_DEFAULT,
  43. .common = &omap3_vc_common,
  44. .smps_sa_reg = OMAP3_PRM_VC_SMPS_SA_OFFSET,
  45. .smps_volra_reg = OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET,
  46. .smps_cmdra_reg = OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET,
  47. .cfg_channel_reg = OMAP3_PRM_VC_CH_CONF_OFFSET,
  48. .cmdval_reg = OMAP3_PRM_VC_CMD_VAL_0_OFFSET,
  49. .smps_sa_mask = OMAP3430_PRM_VC_SMPS_SA_SA0_MASK,
  50. .smps_volra_mask = OMAP3430_VOLRA0_MASK,
  51. .smps_cmdra_mask = OMAP3430_CMDRA0_MASK,
  52. .cfg_channel_sa_shift = OMAP3430_PRM_VC_SMPS_SA_SA0_SHIFT,
  53. };
  54. struct omap_vc_channel omap3_vc_core = {
  55. .common = &omap3_vc_common,
  56. .smps_sa_reg = OMAP3_PRM_VC_SMPS_SA_OFFSET,
  57. .smps_volra_reg = OMAP3_PRM_VC_SMPS_VOL_RA_OFFSET,
  58. .smps_cmdra_reg = OMAP3_PRM_VC_SMPS_CMD_RA_OFFSET,
  59. .cfg_channel_reg = OMAP3_PRM_VC_CH_CONF_OFFSET,
  60. .cmdval_reg = OMAP3_PRM_VC_CMD_VAL_1_OFFSET,
  61. .smps_sa_mask = OMAP3430_PRM_VC_SMPS_SA_SA1_MASK,
  62. .smps_volra_mask = OMAP3430_VOLRA1_MASK,
  63. .smps_cmdra_mask = OMAP3430_CMDRA1_MASK,
  64. .cfg_channel_sa_shift = OMAP3430_PRM_VC_SMPS_SA_SA1_SHIFT,
  65. };
  66. /*
  67. * Voltage levels for different operating modes: on, sleep, retention and off
  68. */
  69. #define OMAP3_ON_VOLTAGE_UV 1200000
  70. #define OMAP3_ONLP_VOLTAGE_UV 1000000
  71. #define OMAP3_RET_VOLTAGE_UV 975000
  72. #define OMAP3_OFF_VOLTAGE_UV 600000
  73. struct omap_vc_param omap3_mpu_vc_data = {
  74. .on = OMAP3_ON_VOLTAGE_UV,
  75. .onlp = OMAP3_ONLP_VOLTAGE_UV,
  76. .ret = OMAP3_RET_VOLTAGE_UV,
  77. .off = OMAP3_OFF_VOLTAGE_UV,
  78. };
  79. struct omap_vc_param omap3_core_vc_data = {
  80. .on = OMAP3_ON_VOLTAGE_UV,
  81. .onlp = OMAP3_ONLP_VOLTAGE_UV,
  82. .ret = OMAP3_RET_VOLTAGE_UV,
  83. .off = OMAP3_OFF_VOLTAGE_UV,
  84. };