vc.h 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * OMAP3/4 Voltage Controller (VC) structure and macro definitions
  4. *
  5. * Copyright (C) 2007, 2010 Texas Instruments, Inc.
  6. * Rajendra Nayak <[email protected]>
  7. * Lesly A M <[email protected]>
  8. * Thara Gopinath <[email protected]>
  9. *
  10. * Copyright (C) 2008, 2011 Nokia Corporation
  11. * Kalle Jokiniemi
  12. * Paul Walmsley
  13. */
  14. #ifndef __ARCH_ARM_MACH_OMAP2_VC_H
  15. #define __ARCH_ARM_MACH_OMAP2_VC_H
  16. #include <linux/kernel.h>
  17. struct voltagedomain;
  18. /**
  19. * struct omap_vc_common - per-VC register/bitfield data
  20. * @cmd_on_mask: ON bitmask in PRM_VC_CMD_VAL* register
  21. * @valid: VALID bitmask in PRM_VC_BYPASS_VAL register
  22. * @bypass_val_reg: Offset of PRM_VC_BYPASS_VAL reg from PRM start
  23. * @data_shift: DATA field shift in PRM_VC_BYPASS_VAL register
  24. * @slaveaddr_shift: SLAVEADDR field shift in PRM_VC_BYPASS_VAL register
  25. * @regaddr_shift: REGADDR field shift in PRM_VC_BYPASS_VAL register
  26. * @cmd_on_shift: ON field shift in PRM_VC_CMD_VAL_* register
  27. * @cmd_onlp_shift: ONLP field shift in PRM_VC_CMD_VAL_* register
  28. * @cmd_ret_shift: RET field shift in PRM_VC_CMD_VAL_* register
  29. * @cmd_off_shift: OFF field shift in PRM_VC_CMD_VAL_* register
  30. * @i2c_cfg_reg: I2C configuration register offset
  31. * @i2c_cfg_clear_mask: high-speed mode bit clear mask in I2C config register
  32. * @i2c_cfg_hsen_mask: high-speed mode bit field mask in I2C config register
  33. * @i2c_mcode_mask: MCODE field mask for I2C config register
  34. *
  35. * XXX One of cmd_on_mask and cmd_on_shift are not needed
  36. * XXX VALID should probably be a shift, not a mask
  37. */
  38. struct omap_vc_common {
  39. u32 cmd_on_mask;
  40. u32 valid;
  41. u8 bypass_val_reg;
  42. u8 data_shift;
  43. u8 slaveaddr_shift;
  44. u8 regaddr_shift;
  45. u8 cmd_on_shift;
  46. u8 cmd_onlp_shift;
  47. u8 cmd_ret_shift;
  48. u8 cmd_off_shift;
  49. u8 i2c_cfg_reg;
  50. u8 i2c_cfg_clear_mask;
  51. u8 i2c_cfg_hsen_mask;
  52. u8 i2c_mcode_mask;
  53. };
  54. /* omap_vc_channel.flags values */
  55. #define OMAP_VC_CHANNEL_DEFAULT BIT(0)
  56. #define OMAP_VC_CHANNEL_CFG_MUTANT BIT(1)
  57. /**
  58. * struct omap_vc_channel - VC per-instance data
  59. * @i2c_slave_addr: I2C slave address of PMIC for this VC channel
  60. * @volt_reg_addr: voltage configuration register address
  61. * @cmd_reg_addr: command configuration register address
  62. * @setup_time: setup time (in sys_clk cycles) of regulator for this channel
  63. * @cfg_channel: current value of VC channel configuration register
  64. * @i2c_high_speed: whether or not to use I2C high-speed mode
  65. *
  66. * @common: pointer to VC common data for this platform
  67. * @smps_sa_mask: i2c slave address bitmask in the PRM_VC_SMPS_SA register
  68. * @smps_volra_mask: VOLRA* bitmask in the PRM_VC_VOL_RA register
  69. * @smps_cmdra_mask: CMDRA* bitmask in the PRM_VC_CMD_RA register
  70. * @cmdval_reg: register for on/ret/off voltage level values for this channel
  71. * @smps_sa_reg: Offset of PRM_VC_SMPS_SA reg from PRM start
  72. * @smps_volra_reg: Offset of PRM_VC_SMPS_VOL_RA reg from PRM start
  73. * @smps_cmdra_reg: Offset of PRM_VC_SMPS_CMD_RA reg from PRM start
  74. * @cfg_channel_reg: VC channel configuration register
  75. * @cfg_channel_sa_shift: bit shift for slave address cfg_channel register
  76. * @flags: VC channel-specific flags (optional)
  77. */
  78. struct omap_vc_channel {
  79. /* channel state */
  80. u16 i2c_slave_addr;
  81. u16 volt_reg_addr;
  82. u16 cmd_reg_addr;
  83. u8 cfg_channel;
  84. bool i2c_high_speed;
  85. /* register access data */
  86. const struct omap_vc_common *common;
  87. u32 smps_sa_mask;
  88. u32 smps_volra_mask;
  89. u32 smps_cmdra_mask;
  90. u8 cmdval_reg;
  91. u8 smps_sa_reg;
  92. u8 smps_volra_reg;
  93. u8 smps_cmdra_reg;
  94. u8 cfg_channel_reg;
  95. u8 cfg_channel_sa_shift;
  96. u8 flags;
  97. };
  98. extern struct omap_vc_channel omap3_vc_mpu;
  99. extern struct omap_vc_channel omap3_vc_core;
  100. extern struct omap_vc_channel omap4_vc_mpu;
  101. extern struct omap_vc_channel omap4_vc_iva;
  102. extern struct omap_vc_channel omap4_vc_core;
  103. extern struct omap_vc_param omap3_mpu_vc_data;
  104. extern struct omap_vc_param omap3_core_vc_data;
  105. extern struct omap_vc_param omap4_mpu_vc_data;
  106. extern struct omap_vc_param omap4_iva_vc_data;
  107. extern struct omap_vc_param omap4_core_vc_data;
  108. void omap3_vc_set_pmic_signaling(int core_next_state);
  109. void omap4_vc_set_pmic_signaling(int core_next_state);
  110. void omap_vc_init_channel(struct voltagedomain *voltdm);
  111. int omap_vc_pre_scale(struct voltagedomain *voltdm,
  112. unsigned long target_volt,
  113. u8 *target_vsel, u8 *current_vsel);
  114. void omap_vc_post_scale(struct voltagedomain *voltdm,
  115. unsigned long target_volt,
  116. u8 target_vsel, u8 current_vsel);
  117. int omap_vc_bypass_scale(struct voltagedomain *voltdm,
  118. unsigned long target_volt);
  119. #endif