prm54xx.h 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * OMAP54xx PRM instance offset macros
  4. *
  5. * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com
  6. *
  7. * Paul Walmsley ([email protected])
  8. * Rajendra Nayak ([email protected])
  9. * Benoit Cousson ([email protected])
  10. *
  11. * This file is automatically generated from the OMAP hardware databases.
  12. * We respectfully ask that any modifications to this file be coordinated
  13. * with the public [email protected] mailing list and the
  14. * authors above to ensure that the autogeneration scripts are kept
  15. * up-to-date with the file contents.
  16. */
  17. #ifndef __ARCH_ARM_MACH_OMAP2_PRM54XX_H
  18. #define __ARCH_ARM_MACH_OMAP2_PRM54XX_H
  19. #include "prm44xx_54xx.h"
  20. #include "prm.h"
  21. #define OMAP54XX_PRM_BASE 0x4ae06000
  22. #define OMAP54XX_PRM_REGADDR(inst, reg) \
  23. OMAP2_L4_IO_ADDRESS(OMAP54XX_PRM_BASE + (inst) + (reg))
  24. /* PRM instances */
  25. #define OMAP54XX_PRM_OCP_SOCKET_INST 0x0000
  26. #define OMAP54XX_PRM_CKGEN_INST 0x0100
  27. #define OMAP54XX_PRM_MPU_INST 0x0300
  28. #define OMAP54XX_PRM_DSP_INST 0x0400
  29. #define OMAP54XX_PRM_ABE_INST 0x0500
  30. #define OMAP54XX_PRM_COREAON_INST 0x0600
  31. #define OMAP54XX_PRM_CORE_INST 0x0700
  32. #define OMAP54XX_PRM_IVA_INST 0x1200
  33. #define OMAP54XX_PRM_CAM_INST 0x1300
  34. #define OMAP54XX_PRM_DSS_INST 0x1400
  35. #define OMAP54XX_PRM_GPU_INST 0x1500
  36. #define OMAP54XX_PRM_L3INIT_INST 0x1600
  37. #define OMAP54XX_PRM_CUSTEFUSE_INST 0x1700
  38. #define OMAP54XX_PRM_WKUPAON_INST 0x1800
  39. #define OMAP54XX_PRM_WKUPAON_CM_INST 0x1900
  40. #define OMAP54XX_PRM_EMU_INST 0x1a00
  41. #define OMAP54XX_PRM_EMU_CM_INST 0x1b00
  42. #define OMAP54XX_PRM_DEVICE_INST 0x1c00
  43. /* PRM clockdomain register offsets (from instance start) */
  44. #define OMAP54XX_PRM_WKUPAON_CM_WKUPAON_CDOFFS 0x0000
  45. #define OMAP54XX_PRM_EMU_CM_EMU_CDOFFS 0x0000
  46. /* PRM.DEVICE_PRM register offsets */
  47. #define OMAP54XX_PRM_VOLTSETUP_CORE_RET_SLEEP_OFFSET 0x0034
  48. #define OMAP54XX_PRM_VOLTSETUP_MPU_RET_SLEEP_OFFSET 0x0038
  49. #define OMAP54XX_PRM_VOLTSETUP_MM_RET_SLEEP_OFFSET 0x003c
  50. #endif