prm.h 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * OMAP2/3/4 Power/Reset Management (PRM) bitfield definitions
  4. *
  5. * Copyright (C) 2007-2009, 2012 Texas Instruments, Inc.
  6. * Copyright (C) 2010 Nokia Corporation
  7. *
  8. * Paul Walmsley
  9. */
  10. #ifndef __ARCH_ARM_MACH_OMAP2_PRM_H
  11. #define __ARCH_ARM_MACH_OMAP2_PRM_H
  12. #include "prcm-common.h"
  13. # ifndef __ASSEMBLER__
  14. extern struct omap_domain_base prm_base;
  15. extern u16 prm_features;
  16. extern void omap2_set_globals_prm(void __iomem *prm);
  17. int omap_prcm_init(void);
  18. int omap2_prm_base_init(void);
  19. int omap2_prcm_base_init(void);
  20. # endif
  21. /*
  22. * prm_features flag values
  23. *
  24. * PRM_HAS_IO_WAKEUP: has IO wakeup capability
  25. * PRM_HAS_VOLTAGE: has voltage domains
  26. */
  27. #define PRM_HAS_IO_WAKEUP BIT(0)
  28. #define PRM_HAS_VOLTAGE BIT(1)
  29. /*
  30. * MAX_MODULE_SOFTRESET_WAIT: Maximum microseconds to wait for OMAP
  31. * module to softreset
  32. */
  33. #define MAX_MODULE_SOFTRESET_WAIT 10000
  34. /*
  35. * MAX_MODULE_HARDRESET_WAIT: Maximum microseconds to wait for an OMAP
  36. * submodule to exit hardreset
  37. */
  38. #define MAX_MODULE_HARDRESET_WAIT 10000
  39. /*
  40. * Register bitfields
  41. */
  42. /*
  43. * 24XX: PM_PWSTST_CORE, PM_PWSTST_GFX, PM_PWSTST_MPU, PM_PWSTST_DSP
  44. *
  45. * 2430: PM_PWSTST_MDM
  46. *
  47. * 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
  48. * PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
  49. * PM_PWSTST_NEON
  50. */
  51. #define OMAP_INTRANSITION_MASK (1 << 20)
  52. /*
  53. * 24XX: PM_PWSTST_GFX, PM_PWSTST_DSP
  54. *
  55. * 2430: PM_PWSTST_MDM
  56. *
  57. * 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
  58. * PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
  59. * PM_PWSTST_NEON
  60. */
  61. #define OMAP_POWERSTATEST_SHIFT 0
  62. #define OMAP_POWERSTATEST_MASK (0x3 << 0)
  63. /*
  64. * 24XX: PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE, PM_PWSTCTRL_GFX,
  65. * PM_PWSTCTRL_DSP, PM_PWSTST_MPU
  66. *
  67. * 2430: PM_PWSTCTRL_MDM shared bits
  68. *
  69. * 3430: PM_PWSTCTRL_IVA2, PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE,
  70. * PM_PWSTCTRL_GFX, PM_PWSTCTRL_DSS, PM_PWSTCTRL_CAM, PM_PWSTCTRL_PER,
  71. * PM_PWSTCTRL_NEON shared bits
  72. */
  73. #define OMAP_POWERSTATE_SHIFT 0
  74. #define OMAP_POWERSTATE_MASK (0x3 << 0)
  75. /*
  76. * Standardized OMAP reset source bits
  77. *
  78. * To the extent these happen to match the hardware register bit
  79. * shifts, it's purely coincidental. Used by omap-wdt.c.
  80. * OMAP_UNKNOWN_RST_SRC_ID_SHIFT is a special value, used whenever
  81. * there are any bits remaining in the global PRM_RSTST register that
  82. * haven't been identified, or when the PRM code for the current SoC
  83. * doesn't know how to interpret the register.
  84. */
  85. #define OMAP_GLOBAL_COLD_RST_SRC_ID_SHIFT 0
  86. #define OMAP_GLOBAL_WARM_RST_SRC_ID_SHIFT 1
  87. #define OMAP_SECU_VIOL_RST_SRC_ID_SHIFT 2
  88. #define OMAP_MPU_WD_RST_SRC_ID_SHIFT 3
  89. #define OMAP_SECU_WD_RST_SRC_ID_SHIFT 4
  90. #define OMAP_EXTWARM_RST_SRC_ID_SHIFT 5
  91. #define OMAP_VDD_MPU_VM_RST_SRC_ID_SHIFT 6
  92. #define OMAP_VDD_IVA_VM_RST_SRC_ID_SHIFT 7
  93. #define OMAP_VDD_CORE_VM_RST_SRC_ID_SHIFT 8
  94. #define OMAP_ICEPICK_RST_SRC_ID_SHIFT 9
  95. #define OMAP_ICECRUSHER_RST_SRC_ID_SHIFT 10
  96. #define OMAP_C2C_RST_SRC_ID_SHIFT 11
  97. #define OMAP_UNKNOWN_RST_SRC_ID_SHIFT 12
  98. #ifndef __ASSEMBLER__
  99. /**
  100. * struct prm_reset_src_map - map register bitshifts to standard bitshifts
  101. * @reg_shift: bitshift in the PRM reset source register
  102. * @std_shift: bitshift equivalent in the standard reset source list
  103. *
  104. * The fields are signed because -1 is used as a terminator.
  105. */
  106. struct prm_reset_src_map {
  107. s8 reg_shift;
  108. s8 std_shift;
  109. };
  110. /**
  111. * struct prm_ll_data - fn ptrs to per-SoC PRM function implementations
  112. * @read_reset_sources: ptr to the SoC PRM-specific get_reset_source impl
  113. * @was_any_context_lost_old: ptr to the SoC PRM context loss test fn
  114. * @clear_context_loss_flags_old: ptr to the SoC PRM context loss flag clear fn
  115. * @late_init: ptr to the late init function
  116. * @assert_hardreset: ptr to the SoC PRM hardreset assert impl
  117. * @deassert_hardreset: ptr to the SoC PRM hardreset deassert impl
  118. *
  119. * XXX @was_any_context_lost_old and @clear_context_loss_flags_old are
  120. * deprecated.
  121. */
  122. struct prm_ll_data {
  123. u32 (*read_reset_sources)(void);
  124. bool (*was_any_context_lost_old)(u8 part, s16 inst, u16 idx);
  125. void (*clear_context_loss_flags_old)(u8 part, s16 inst, u16 idx);
  126. int (*late_init)(void);
  127. int (*assert_hardreset)(u8 shift, u8 part, s16 prm_mod, u16 offset);
  128. int (*deassert_hardreset)(u8 shift, u8 st_shift, u8 part, s16 prm_mod,
  129. u16 offset, u16 st_offset);
  130. int (*is_hardreset_asserted)(u8 shift, u8 part, s16 prm_mod,
  131. u16 offset);
  132. void (*reset_system)(void);
  133. int (*clear_mod_irqs)(s16 module, u8 regs, u32 wkst_mask);
  134. u32 (*vp_check_txdone)(u8 vp_id);
  135. void (*vp_clear_txdone)(u8 vp_id);
  136. };
  137. extern int prm_register(struct prm_ll_data *pld);
  138. extern int prm_unregister(struct prm_ll_data *pld);
  139. int omap_prm_assert_hardreset(u8 shift, u8 part, s16 prm_mod, u16 offset);
  140. int omap_prm_deassert_hardreset(u8 shift, u8 st_shift, u8 part, s16 prm_mod,
  141. u16 offset, u16 st_offset);
  142. int omap_prm_is_hardreset_asserted(u8 shift, u8 part, s16 prm_mod, u16 offset);
  143. extern u32 prm_read_reset_sources(void);
  144. extern bool prm_was_any_context_lost_old(u8 part, s16 inst, u16 idx);
  145. extern void prm_clear_context_loss_flags_old(u8 part, s16 inst, u16 idx);
  146. void omap_prm_reset_system(void);
  147. void omap_prm_reconfigure_io_chain(void);
  148. int omap_prm_clear_mod_irqs(s16 module, u8 regs, u32 wkst_mask);
  149. /*
  150. * Voltage Processor (VP) identifiers
  151. */
  152. #define OMAP3_VP_VDD_MPU_ID 0
  153. #define OMAP3_VP_VDD_CORE_ID 1
  154. #define OMAP4_VP_VDD_CORE_ID 0
  155. #define OMAP4_VP_VDD_IVA_ID 1
  156. #define OMAP4_VP_VDD_MPU_ID 2
  157. u32 omap_prm_vp_check_txdone(u8 vp_id);
  158. void omap_prm_vp_clear_txdone(u8 vp_id);
  159. #endif
  160. #endif