pm.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * OMAP2/3 Power Management Routines
  4. *
  5. * Copyright (C) 2008 Nokia Corporation
  6. * Jouni Hogander
  7. */
  8. #ifndef __ARCH_ARM_MACH_OMAP2_PM_H
  9. #define __ARCH_ARM_MACH_OMAP2_PM_H
  10. #include <linux/err.h>
  11. #include "powerdomain.h"
  12. #ifdef CONFIG_CPU_IDLE
  13. extern int __init omap3_idle_init(void);
  14. extern int __init omap4_idle_init(void);
  15. #else
  16. static inline int omap3_idle_init(void)
  17. {
  18. return 0;
  19. }
  20. static inline int omap4_idle_init(void)
  21. {
  22. return 0;
  23. }
  24. #endif
  25. extern void *omap3_secure_ram_storage;
  26. extern void omap3_pm_off_mode_enable(int);
  27. extern void omap_sram_idle(void);
  28. extern int omap_pm_clkdms_setup(struct clockdomain *clkdm, void *unused);
  29. #if defined(CONFIG_PM_OPP)
  30. extern int omap3_opp_init(void);
  31. extern int omap4_opp_init(void);
  32. #else
  33. static inline int omap3_opp_init(void)
  34. {
  35. return -EINVAL;
  36. }
  37. static inline int omap4_opp_init(void)
  38. {
  39. return -EINVAL;
  40. }
  41. #endif
  42. extern int omap3_pm_get_suspend_state(struct powerdomain *pwrdm);
  43. extern int omap3_pm_set_suspend_state(struct powerdomain *pwrdm, int state);
  44. extern u32 enable_off_mode;
  45. #if defined(CONFIG_PM_DEBUG) && defined(CONFIG_DEBUG_FS)
  46. extern void pm_dbg_update_time(struct powerdomain *pwrdm, int prev);
  47. #else
  48. #define pm_dbg_update_time(pwrdm, prev) do {} while (0);
  49. #endif /* CONFIG_PM_DEBUG */
  50. /* 24xx */
  51. extern void omap24xx_idle_loop_suspend(void);
  52. extern unsigned int omap24xx_idle_loop_suspend_sz;
  53. extern void omap24xx_cpu_suspend(u32 dll_ctrl, void __iomem *sdrc_dlla_ctrl,
  54. void __iomem *sdrc_power);
  55. extern unsigned int omap24xx_cpu_suspend_sz;
  56. /* 3xxx */
  57. extern void omap34xx_cpu_suspend(int save_state);
  58. /* omap3_do_wfi function pointer and size, for copy to SRAM */
  59. extern void omap3_do_wfi(void);
  60. extern unsigned int omap3_do_wfi_sz;
  61. /* ... and its pointer from SRAM after copy */
  62. extern void (*omap3_do_wfi_sram)(void);
  63. extern struct am33xx_pm_sram_addr am33xx_pm_sram;
  64. extern struct am33xx_pm_sram_addr am43xx_pm_sram;
  65. extern void omap3_save_scratchpad_contents(void);
  66. #define PM_RTA_ERRATUM_i608 (1 << 0)
  67. #define PM_SDRC_WAKEUP_ERRATUM_i583 (1 << 1)
  68. #define PM_PER_MEMORIES_ERRATUM_i582 (1 << 2)
  69. #if defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3)
  70. extern u16 pm34xx_errata;
  71. #define IS_PM34XX_ERRATUM(id) (pm34xx_errata & (id))
  72. extern void enable_omap3630_toggle_l2_on_restore(void);
  73. #else
  74. #define IS_PM34XX_ERRATUM(id) 0
  75. static inline void enable_omap3630_toggle_l2_on_restore(void) { }
  76. #endif /* defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3) */
  77. #define PM_OMAP4_ROM_SMP_BOOT_ERRATUM_GICD (1 << 0)
  78. #define PM_OMAP4_CPU_OSWR_DISABLE (1 << 1)
  79. #if defined(CONFIG_PM) && (defined(CONFIG_ARCH_OMAP4) ||\
  80. defined(CONFIG_SOC_OMAP5) || defined(CONFIG_SOC_DRA7XX))
  81. extern u16 pm44xx_errata;
  82. #define IS_PM44XX_ERRATUM(id) (pm44xx_errata & (id))
  83. #else
  84. #define IS_PM44XX_ERRATUM(id) 0
  85. #endif
  86. #define OMAP4_VP_CONFIG_ERROROFFSET 0x00
  87. #define OMAP4_VP_VSTEPMIN_VSTEPMIN 0x01
  88. #define OMAP4_VP_VSTEPMAX_VSTEPMAX 0x04
  89. #define OMAP4_VP_VLIMITTO_TIMEOUT_US 200
  90. #ifdef CONFIG_POWER_AVS_OMAP
  91. extern int omap_devinit_smartreflex(void);
  92. extern void omap_enable_smartreflex_on_init(void);
  93. #else
  94. static inline int omap_devinit_smartreflex(void)
  95. {
  96. return -EINVAL;
  97. }
  98. static inline void omap_enable_smartreflex_on_init(void) {}
  99. #endif
  100. #ifdef CONFIG_TWL4030_CORE
  101. extern int omap3_twl_init(void);
  102. extern int omap4_twl_init(void);
  103. extern int omap3_twl_set_sr_bit(bool enable);
  104. #else
  105. static inline int omap3_twl_init(void)
  106. {
  107. return -EINVAL;
  108. }
  109. static inline int omap4_twl_init(void)
  110. {
  111. return -EINVAL;
  112. }
  113. #endif
  114. #if IS_ENABLED(CONFIG_MFD_CPCAP)
  115. extern int omap4_cpcap_init(void);
  116. #else
  117. static inline int omap4_cpcap_init(void)
  118. {
  119. return -EINVAL;
  120. }
  121. #endif
  122. #ifdef CONFIG_PM
  123. extern void omap_pm_setup_oscillator(u32 tstart, u32 tshut);
  124. extern void omap_pm_get_oscillator(u32 *tstart, u32 *tshut);
  125. extern void omap_pm_setup_sr_i2c_pcb_length(u32 mm);
  126. #else
  127. static inline void omap_pm_setup_oscillator(u32 tstart, u32 tshut) { }
  128. static inline void omap_pm_get_oscillator(u32 *tstart, u32 *tshut) { *tstart = *tshut = 0; }
  129. static inline void omap_pm_setup_sr_i2c_pcb_length(u32 mm) { }
  130. #endif
  131. #ifdef CONFIG_SUSPEND
  132. void omap_common_suspend_init(void *pm_suspend);
  133. #else
  134. static inline void omap_common_suspend_init(void *pm_suspend)
  135. {
  136. }
  137. #endif /* CONFIG_SUSPEND */
  138. #endif