clock.h 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * linux/arch/arm/mach-omap2/clock.h
  4. *
  5. * Copyright (C) 2005-2009 Texas Instruments, Inc.
  6. * Copyright (C) 2004-2011 Nokia Corporation
  7. *
  8. * Contacts:
  9. * Richard Woodruff <[email protected]>
  10. * Paul Walmsley
  11. */
  12. #ifndef __ARCH_ARM_MACH_OMAP2_CLOCK_H
  13. #define __ARCH_ARM_MACH_OMAP2_CLOCK_H
  14. #include <linux/kernel.h>
  15. #include <linux/list.h>
  16. #include <linux/clkdev.h>
  17. #include <linux/clk-provider.h>
  18. #include <linux/clk/ti.h>
  19. /* struct clksel_rate.flags possibilities */
  20. #define RATE_IN_242X (1 << 0)
  21. #define RATE_IN_243X (1 << 1)
  22. #define RATE_IN_3430ES1 (1 << 2) /* 3430ES1 rates only */
  23. #define RATE_IN_3430ES2PLUS (1 << 3) /* 3430 ES >= 2 rates only */
  24. #define RATE_IN_36XX (1 << 4)
  25. #define RATE_IN_4430 (1 << 5)
  26. #define RATE_IN_TI816X (1 << 6)
  27. #define RATE_IN_4460 (1 << 7)
  28. #define RATE_IN_AM33XX (1 << 8)
  29. #define RATE_IN_TI814X (1 << 9)
  30. #define RATE_IN_24XX (RATE_IN_242X | RATE_IN_243X)
  31. #define RATE_IN_34XX (RATE_IN_3430ES1 | RATE_IN_3430ES2PLUS)
  32. #define RATE_IN_3XXX (RATE_IN_34XX | RATE_IN_36XX)
  33. #define RATE_IN_44XX (RATE_IN_4430 | RATE_IN_4460)
  34. /* RATE_IN_3430ES2PLUS_36XX includes 34xx/35xx with ES >=2, and all 36xx/37xx */
  35. #define RATE_IN_3430ES2PLUS_36XX (RATE_IN_3430ES2PLUS | RATE_IN_36XX)
  36. /* CM_CLKSEL2_PLL.CORE_CLK_SRC bits (2XXX) */
  37. #define CORE_CLK_SRC_32K 0x0
  38. #define CORE_CLK_SRC_DPLL 0x1
  39. #define CORE_CLK_SRC_DPLL_X2 0x2
  40. /* OMAP2xxx CM_CLKEN_PLL.EN_DPLL bits - for omap2_get_dpll_rate() */
  41. #define OMAP2XXX_EN_DPLL_LPBYPASS 0x1
  42. #define OMAP2XXX_EN_DPLL_FRBYPASS 0x2
  43. #define OMAP2XXX_EN_DPLL_LOCKED 0x3
  44. /* OMAP3xxx CM_CLKEN_PLL*.EN_*_DPLL bits - for omap2_get_dpll_rate() */
  45. #define OMAP3XXX_EN_DPLL_LPBYPASS 0x5
  46. #define OMAP3XXX_EN_DPLL_FRBYPASS 0x6
  47. #define OMAP3XXX_EN_DPLL_LOCKED 0x7
  48. /* OMAP4xxx CM_CLKMODE_DPLL*.EN_*_DPLL bits - for omap2_get_dpll_rate() */
  49. #define OMAP4XXX_EN_DPLL_MNBYPASS 0x4
  50. #define OMAP4XXX_EN_DPLL_LPBYPASS 0x5
  51. #define OMAP4XXX_EN_DPLL_FRBYPASS 0x6
  52. #define OMAP4XXX_EN_DPLL_LOCKED 0x7
  53. extern struct ti_clk_ll_ops omap_clk_ll_ops;
  54. extern u16 cpu_mask;
  55. extern const struct clkops clkops_omap2_dflt_wait;
  56. extern const struct clkops clkops_omap2_dflt;
  57. extern struct clk_functions omap2_clk_functions;
  58. int __init omap2_clk_setup_ll_ops(void);
  59. void __init ti_clk_init_features(void);
  60. #endif