irq.c 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * arch/arm/mach-iop32x/irq.c
  4. *
  5. * Generic IOP32X IRQ handling functionality
  6. *
  7. * Author: Rory Bolt <[email protected]>
  8. * Copyright (C) 2002 Rory Bolt
  9. */
  10. #include <linux/init.h>
  11. #include <linux/interrupt.h>
  12. #include <linux/list.h>
  13. #include <asm/mach/irq.h>
  14. #include <asm/irq.h>
  15. #include <asm/mach-types.h>
  16. #include "hardware.h"
  17. static u32 iop32x_mask;
  18. static void intctl_write(u32 val)
  19. {
  20. asm volatile("mcr p6, 0, %0, c0, c0, 0" : : "r" (val));
  21. }
  22. static void intstr_write(u32 val)
  23. {
  24. asm volatile("mcr p6, 0, %0, c4, c0, 0" : : "r" (val));
  25. }
  26. static u32 iintsrc_read(void)
  27. {
  28. int irq;
  29. asm volatile("mrc p6, 0, %0, c8, c0, 0" : "=r" (irq));
  30. return irq;
  31. }
  32. static void
  33. iop32x_irq_mask(struct irq_data *d)
  34. {
  35. iop32x_mask &= ~(1 << (d->irq - 1));
  36. intctl_write(iop32x_mask);
  37. }
  38. static void
  39. iop32x_irq_unmask(struct irq_data *d)
  40. {
  41. iop32x_mask |= 1 << (d->irq - 1);
  42. intctl_write(iop32x_mask);
  43. }
  44. struct irq_chip ext_chip = {
  45. .name = "IOP32x",
  46. .irq_ack = iop32x_irq_mask,
  47. .irq_mask = iop32x_irq_mask,
  48. .irq_unmask = iop32x_irq_unmask,
  49. };
  50. static void iop_handle_irq(struct pt_regs *regs)
  51. {
  52. u32 mask;
  53. iop_enable_cp6();
  54. do {
  55. mask = iintsrc_read();
  56. if (mask)
  57. generic_handle_irq(fls(mask));
  58. } while (mask);
  59. }
  60. void __init iop32x_init_irq(void)
  61. {
  62. int i;
  63. iop_init_cp6_handler();
  64. set_handle_irq(iop_handle_irq);
  65. intctl_write(0);
  66. intstr_write(0);
  67. if (machine_is_glantank() ||
  68. machine_is_iq80321() ||
  69. machine_is_iq31244() ||
  70. machine_is_n2100() ||
  71. machine_is_em7210())
  72. *IOP3XX_PCIIRSR = 0x0f;
  73. for (i = 1; i < NR_IRQS; i++) {
  74. irq_set_chip_and_handler(i, &ext_chip, handle_level_irq);
  75. irq_clear_status_flags(i, IRQ_NOREQUEST | IRQ_NOPROBE);
  76. }
  77. }