common.h 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright 2004-2014 Freescale Semiconductor, Inc. All Rights Reserved.
  4. */
  5. #ifndef __ASM_ARCH_MXC_COMMON_H__
  6. #define __ASM_ARCH_MXC_COMMON_H__
  7. #include <linux/reboot.h>
  8. struct irq_data;
  9. struct platform_device;
  10. struct pt_regs;
  11. struct clk;
  12. struct device_node;
  13. enum mxc_cpu_pwr_mode;
  14. struct of_device_id;
  15. void mx31_map_io(void);
  16. void mx35_map_io(void);
  17. void imx21_init_early(void);
  18. void imx31_init_early(void);
  19. void imx35_init_early(void);
  20. void mx31_init_irq(void);
  21. void mx35_init_irq(void);
  22. void mxc_set_cpu_type(unsigned int type);
  23. void mxc_restart(enum reboot_mode, const char *);
  24. void mxc_arch_reset_init(void __iomem *);
  25. void imx1_reset_init(void __iomem *);
  26. void imx_set_aips(void __iomem *);
  27. void imx_aips_allow_unprivileged_access(const char *compat);
  28. int mxc_device_init(void);
  29. void imx_set_soc_revision(unsigned int rev);
  30. void imx_init_revision_from_anatop(void);
  31. void imx6_enable_rbc(bool enable);
  32. void imx_gpc_check_dt(void);
  33. void imx_gpc_set_arm_power_in_lpm(bool power_off);
  34. void imx_gpc_set_l2_mem_power_in_lpm(bool power_off);
  35. void imx_gpc_set_arm_power_up_timing(u32 sw2iso, u32 sw);
  36. void imx_gpc_set_arm_power_down_timing(u32 sw2iso, u32 sw);
  37. void imx25_pm_init(void);
  38. void imx27_pm_init(void);
  39. void imx5_pmu_init(void);
  40. enum mxc_cpu_pwr_mode {
  41. WAIT_CLOCKED, /* wfi only */
  42. WAIT_UNCLOCKED, /* WAIT */
  43. WAIT_UNCLOCKED_POWER_OFF, /* WAIT + SRPG */
  44. STOP_POWER_ON, /* just STOP */
  45. STOP_POWER_OFF, /* STOP + SRPG */
  46. };
  47. enum ulp_cpu_pwr_mode {
  48. ULP_PM_HSRUN, /* High speed run mode */
  49. ULP_PM_RUN, /* Run mode */
  50. ULP_PM_WAIT, /* Wait mode */
  51. ULP_PM_STOP, /* Stop mode */
  52. ULP_PM_VLPS, /* Very low power stop mode */
  53. ULP_PM_VLLS, /* very low leakage stop mode */
  54. };
  55. void imx_enable_cpu(int cpu, bool enable);
  56. void imx_set_cpu_jump(int cpu, void *jump_addr);
  57. u32 imx_get_cpu_arg(int cpu);
  58. void imx_set_cpu_arg(int cpu, u32 arg);
  59. #ifdef CONFIG_SMP
  60. void v7_secondary_startup(void);
  61. void imx_scu_map_io(void);
  62. void imx_smp_prepare(void);
  63. #else
  64. static inline void imx_scu_map_io(void) {}
  65. static inline void imx_smp_prepare(void) {}
  66. #endif
  67. void imx_src_init(void);
  68. void imx7_src_init(void);
  69. void imx_gpc_pre_suspend(bool arm_power_off);
  70. void imx_gpc_post_resume(void);
  71. void imx_gpc_mask_all(void);
  72. void imx_gpc_restore_all(void);
  73. void imx_gpc_hwirq_mask(unsigned int hwirq);
  74. void imx_gpc_hwirq_unmask(unsigned int hwirq);
  75. void imx_gpcv2_set_core1_pdn_pup_by_software(bool pdn);
  76. void imx_anatop_init(void);
  77. void imx_anatop_pre_suspend(void);
  78. void imx_anatop_post_resume(void);
  79. int imx6_set_lpm(enum mxc_cpu_pwr_mode mode);
  80. void imx6_set_int_mem_clk_lpm(bool enable);
  81. int imx_mmdc_get_ddr_type(void);
  82. int imx7ulp_set_lpm(enum ulp_cpu_pwr_mode mode);
  83. void imx_cpu_die(unsigned int cpu);
  84. int imx_cpu_kill(unsigned int cpu);
  85. #ifdef CONFIG_SUSPEND
  86. void imx53_suspend(void __iomem *ocram_vbase);
  87. extern const u32 imx53_suspend_sz;
  88. void imx6_suspend(void __iomem *ocram_vbase);
  89. #else
  90. static inline void imx53_suspend(void __iomem *ocram_vbase) {}
  91. static const u32 imx53_suspend_sz;
  92. static inline void imx6_suspend(void __iomem *ocram_vbase) {}
  93. #endif
  94. void v7_cpu_resume(void);
  95. void imx6_pm_ccm_init(const char *ccm_compat);
  96. void imx6q_pm_init(void);
  97. void imx6dl_pm_init(void);
  98. void imx6sl_pm_init(void);
  99. void imx6sx_pm_init(void);
  100. void imx6ul_pm_init(void);
  101. void imx7ulp_pm_init(void);
  102. #ifdef CONFIG_PM
  103. void imx51_pm_init(void);
  104. void imx53_pm_init(void);
  105. #else
  106. static inline void imx51_pm_init(void) {}
  107. static inline void imx53_pm_init(void) {}
  108. #endif
  109. #ifdef CONFIG_NEON
  110. int mx51_neon_fixup(void);
  111. #else
  112. static inline int mx51_neon_fixup(void) { return 0; }
  113. #endif
  114. #ifdef CONFIG_CACHE_L2X0
  115. void imx_init_l2cache(void);
  116. #else
  117. static inline void imx_init_l2cache(void) {}
  118. #endif
  119. extern const struct smp_operations imx_smp_ops;
  120. extern const struct smp_operations imx7_smp_ops;
  121. extern const struct smp_operations ls1021a_smp_ops;
  122. #endif