dma.c 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * linux/arch/arm/kernel/dma.c
  4. *
  5. * Copyright (C) 1995-2000 Russell King
  6. *
  7. * Front-end to the DMA handling. This handles the allocation/freeing
  8. * of DMA channels, and provides a unified interface to the machines
  9. * DMA facilities.
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/spinlock.h>
  14. #include <linux/errno.h>
  15. #include <linux/scatterlist.h>
  16. #include <linux/seq_file.h>
  17. #include <linux/proc_fs.h>
  18. #include <asm/dma.h>
  19. #include <asm/mach/dma.h>
  20. DEFINE_RAW_SPINLOCK(dma_spin_lock);
  21. EXPORT_SYMBOL(dma_spin_lock);
  22. static dma_t *dma_chan[MAX_DMA_CHANNELS];
  23. static inline dma_t *dma_channel(unsigned int chan)
  24. {
  25. if (chan >= MAX_DMA_CHANNELS)
  26. return NULL;
  27. return dma_chan[chan];
  28. }
  29. int __init isa_dma_add(unsigned int chan, dma_t *dma)
  30. {
  31. if (!dma->d_ops)
  32. return -EINVAL;
  33. sg_init_table(&dma->buf, 1);
  34. if (dma_chan[chan])
  35. return -EBUSY;
  36. dma_chan[chan] = dma;
  37. return 0;
  38. }
  39. /*
  40. * Request DMA channel
  41. *
  42. * On certain platforms, we have to allocate an interrupt as well...
  43. */
  44. int request_dma(unsigned int chan, const char *device_id)
  45. {
  46. dma_t *dma = dma_channel(chan);
  47. int ret;
  48. if (!dma)
  49. goto bad_dma;
  50. if (xchg(&dma->lock, 1) != 0)
  51. goto busy;
  52. dma->device_id = device_id;
  53. dma->active = 0;
  54. dma->invalid = 1;
  55. ret = 0;
  56. if (dma->d_ops->request)
  57. ret = dma->d_ops->request(chan, dma);
  58. if (ret)
  59. xchg(&dma->lock, 0);
  60. return ret;
  61. bad_dma:
  62. pr_err("dma: trying to allocate DMA%d\n", chan);
  63. return -EINVAL;
  64. busy:
  65. return -EBUSY;
  66. }
  67. EXPORT_SYMBOL(request_dma);
  68. /*
  69. * Free DMA channel
  70. *
  71. * On certain platforms, we have to free interrupt as well...
  72. */
  73. void free_dma(unsigned int chan)
  74. {
  75. dma_t *dma = dma_channel(chan);
  76. if (!dma)
  77. goto bad_dma;
  78. if (dma->active) {
  79. pr_err("dma%d: freeing active DMA\n", chan);
  80. dma->d_ops->disable(chan, dma);
  81. dma->active = 0;
  82. }
  83. if (xchg(&dma->lock, 0) != 0) {
  84. if (dma->d_ops->free)
  85. dma->d_ops->free(chan, dma);
  86. return;
  87. }
  88. pr_err("dma%d: trying to free free DMA\n", chan);
  89. return;
  90. bad_dma:
  91. pr_err("dma: trying to free DMA%d\n", chan);
  92. }
  93. EXPORT_SYMBOL(free_dma);
  94. /* Set DMA Scatter-Gather list
  95. */
  96. void set_dma_sg (unsigned int chan, struct scatterlist *sg, int nr_sg)
  97. {
  98. dma_t *dma = dma_channel(chan);
  99. if (dma->active)
  100. pr_err("dma%d: altering DMA SG while DMA active\n", chan);
  101. dma->sg = sg;
  102. dma->sgcount = nr_sg;
  103. dma->invalid = 1;
  104. }
  105. EXPORT_SYMBOL(set_dma_sg);
  106. /* Set DMA address
  107. *
  108. * Copy address to the structure, and set the invalid bit
  109. */
  110. void __set_dma_addr (unsigned int chan, void *addr)
  111. {
  112. dma_t *dma = dma_channel(chan);
  113. if (dma->active)
  114. pr_err("dma%d: altering DMA address while DMA active\n", chan);
  115. dma->sg = NULL;
  116. dma->addr = addr;
  117. dma->invalid = 1;
  118. }
  119. EXPORT_SYMBOL(__set_dma_addr);
  120. /* Set DMA byte count
  121. *
  122. * Copy address to the structure, and set the invalid bit
  123. */
  124. void set_dma_count (unsigned int chan, unsigned long count)
  125. {
  126. dma_t *dma = dma_channel(chan);
  127. if (dma->active)
  128. pr_err("dma%d: altering DMA count while DMA active\n", chan);
  129. dma->sg = NULL;
  130. dma->count = count;
  131. dma->invalid = 1;
  132. }
  133. EXPORT_SYMBOL(set_dma_count);
  134. /* Set DMA direction mode
  135. */
  136. void set_dma_mode (unsigned int chan, unsigned int mode)
  137. {
  138. dma_t *dma = dma_channel(chan);
  139. if (dma->active)
  140. pr_err("dma%d: altering DMA mode while DMA active\n", chan);
  141. dma->dma_mode = mode;
  142. dma->invalid = 1;
  143. }
  144. EXPORT_SYMBOL(set_dma_mode);
  145. /* Enable DMA channel
  146. */
  147. void enable_dma (unsigned int chan)
  148. {
  149. dma_t *dma = dma_channel(chan);
  150. if (!dma->lock)
  151. goto free_dma;
  152. if (dma->active == 0) {
  153. dma->active = 1;
  154. dma->d_ops->enable(chan, dma);
  155. }
  156. return;
  157. free_dma:
  158. pr_err("dma%d: trying to enable free DMA\n", chan);
  159. BUG();
  160. }
  161. EXPORT_SYMBOL(enable_dma);
  162. /* Disable DMA channel
  163. */
  164. void disable_dma (unsigned int chan)
  165. {
  166. dma_t *dma = dma_channel(chan);
  167. if (!dma->lock)
  168. goto free_dma;
  169. if (dma->active == 1) {
  170. dma->active = 0;
  171. dma->d_ops->disable(chan, dma);
  172. }
  173. return;
  174. free_dma:
  175. pr_err("dma%d: trying to disable free DMA\n", chan);
  176. BUG();
  177. }
  178. EXPORT_SYMBOL(disable_dma);
  179. /*
  180. * Is the specified DMA channel active?
  181. */
  182. int dma_channel_active(unsigned int chan)
  183. {
  184. dma_t *dma = dma_channel(chan);
  185. return dma->active;
  186. }
  187. EXPORT_SYMBOL(dma_channel_active);
  188. void set_dma_page(unsigned int chan, char pagenr)
  189. {
  190. pr_err("dma%d: trying to set_dma_page\n", chan);
  191. }
  192. EXPORT_SYMBOL(set_dma_page);
  193. void set_dma_speed(unsigned int chan, int cycle_ns)
  194. {
  195. dma_t *dma = dma_channel(chan);
  196. int ret = 0;
  197. if (dma->d_ops->setspeed)
  198. ret = dma->d_ops->setspeed(chan, dma, cycle_ns);
  199. dma->speed = ret;
  200. }
  201. EXPORT_SYMBOL(set_dma_speed);
  202. int get_dma_residue(unsigned int chan)
  203. {
  204. dma_t *dma = dma_channel(chan);
  205. int ret = 0;
  206. if (dma->d_ops->residue)
  207. ret = dma->d_ops->residue(chan, dma);
  208. return ret;
  209. }
  210. EXPORT_SYMBOL(get_dma_residue);
  211. #ifdef CONFIG_PROC_FS
  212. static int proc_dma_show(struct seq_file *m, void *v)
  213. {
  214. int i;
  215. for (i = 0 ; i < MAX_DMA_CHANNELS ; i++) {
  216. dma_t *dma = dma_channel(i);
  217. if (dma && dma->lock)
  218. seq_printf(m, "%2d: %s\n", i, dma->device_id);
  219. }
  220. return 0;
  221. }
  222. static int __init proc_dma_init(void)
  223. {
  224. proc_create_single("dma", 0, NULL, proc_dma_show);
  225. return 0;
  226. }
  227. __initcall(proc_dma_init);
  228. #endif