zynq-zc706.dts 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2011 - 2014 Xilinx
  4. * Copyright (C) 2012 National Instruments Corp.
  5. */
  6. /dts-v1/;
  7. #include "zynq-7000.dtsi"
  8. / {
  9. model = "Xilinx ZC706 board";
  10. compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000";
  11. aliases {
  12. ethernet0 = &gem0;
  13. i2c0 = &i2c0;
  14. serial0 = &uart1;
  15. mmc0 = &sdhci0;
  16. };
  17. memory@0 {
  18. device_type = "memory";
  19. reg = <0x0 0x40000000>;
  20. };
  21. chosen {
  22. bootargs = "";
  23. stdout-path = "serial0:115200n8";
  24. };
  25. usb_phy0: phy0 {
  26. compatible = "usb-nop-xceiv";
  27. #phy-cells = <0>;
  28. };
  29. };
  30. &clkc {
  31. ps-clk-frequency = <33333333>;
  32. };
  33. &gem0 {
  34. status = "okay";
  35. phy-mode = "rgmii-id";
  36. phy-handle = <&ethernet_phy>;
  37. pinctrl-names = "default";
  38. pinctrl-0 = <&pinctrl_gem0_default>;
  39. ethernet_phy: ethernet-phy@7 {
  40. reg = <7>;
  41. device_type = "ethernet-phy";
  42. };
  43. };
  44. &gpio0 {
  45. pinctrl-names = "default";
  46. pinctrl-0 = <&pinctrl_gpio0_default>;
  47. };
  48. &i2c0 {
  49. status = "okay";
  50. clock-frequency = <400000>;
  51. pinctrl-names = "default";
  52. pinctrl-0 = <&pinctrl_i2c0_default>;
  53. i2c-mux@74 {
  54. compatible = "nxp,pca9548";
  55. #address-cells = <1>;
  56. #size-cells = <0>;
  57. reg = <0x74>;
  58. i2c@0 {
  59. #address-cells = <1>;
  60. #size-cells = <0>;
  61. reg = <0>;
  62. si570: clock-generator@5d {
  63. #clock-cells = <0>;
  64. compatible = "silabs,si570";
  65. temperature-stability = <50>;
  66. reg = <0x5d>;
  67. factory-fout = <156250000>;
  68. clock-frequency = <148500000>;
  69. };
  70. };
  71. i2c@1 {
  72. #address-cells = <1>;
  73. #size-cells = <0>;
  74. reg = <1>;
  75. adv7511: hdmi-tx@39 {
  76. compatible = "adi,adv7511";
  77. reg = <0x39>;
  78. adi,input-depth = <8>;
  79. adi,input-colorspace = "yuv422";
  80. adi,input-clock = "1x";
  81. adi,input-style = <3>;
  82. adi,input-justification = "evenly";
  83. };
  84. };
  85. i2c@2 {
  86. #address-cells = <1>;
  87. #size-cells = <0>;
  88. reg = <2>;
  89. eeprom@54 {
  90. compatible = "atmel,24c08";
  91. reg = <0x54>;
  92. };
  93. };
  94. i2c@3 {
  95. #address-cells = <1>;
  96. #size-cells = <0>;
  97. reg = <3>;
  98. gpio@21 {
  99. compatible = "ti,tca6416";
  100. reg = <0x21>;
  101. gpio-controller;
  102. #gpio-cells = <2>;
  103. };
  104. };
  105. i2c@4 {
  106. #address-cells = <1>;
  107. #size-cells = <0>;
  108. reg = <4>;
  109. rtc@51 {
  110. compatible = "nxp,pcf8563";
  111. reg = <0x51>;
  112. };
  113. };
  114. i2c@7 {
  115. #address-cells = <1>;
  116. #size-cells = <0>;
  117. reg = <7>;
  118. ucd90120@65 {
  119. compatible = "ti,ucd90120";
  120. reg = <0x65>;
  121. };
  122. };
  123. };
  124. };
  125. &pinctrl0 {
  126. pinctrl_gem0_default: gem0-default {
  127. mux {
  128. function = "ethernet0";
  129. groups = "ethernet0_0_grp";
  130. };
  131. conf {
  132. groups = "ethernet0_0_grp";
  133. slew-rate = <0>;
  134. io-standard = <4>;
  135. };
  136. conf-rx {
  137. pins = "MIO22", "MIO23", "MIO24", "MIO25", "MIO26", "MIO27";
  138. bias-high-impedance;
  139. low-power-disable;
  140. };
  141. conf-tx {
  142. pins = "MIO16", "MIO17", "MIO18", "MIO19", "MIO20", "MIO21";
  143. low-power-enable;
  144. bias-disable;
  145. };
  146. mux-mdio {
  147. function = "mdio0";
  148. groups = "mdio0_0_grp";
  149. };
  150. conf-mdio {
  151. groups = "mdio0_0_grp";
  152. slew-rate = <0>;
  153. io-standard = <1>;
  154. bias-disable;
  155. };
  156. };
  157. pinctrl_gpio0_default: gpio0-default {
  158. mux {
  159. function = "gpio0";
  160. groups = "gpio0_7_grp", "gpio0_46_grp", "gpio0_47_grp";
  161. };
  162. conf {
  163. groups = "gpio0_7_grp", "gpio0_46_grp", "gpio0_47_grp";
  164. slew-rate = <0>;
  165. io-standard = <1>;
  166. };
  167. conf-pull-up {
  168. pins = "MIO46", "MIO47";
  169. bias-pull-up;
  170. };
  171. conf-pull-none {
  172. pins = "MIO7";
  173. bias-disable;
  174. };
  175. };
  176. pinctrl_i2c0_default: i2c0-default {
  177. mux {
  178. groups = "i2c0_10_grp";
  179. function = "i2c0";
  180. };
  181. conf {
  182. groups = "i2c0_10_grp";
  183. bias-pull-up;
  184. slew-rate = <0>;
  185. io-standard = <1>;
  186. };
  187. };
  188. pinctrl_sdhci0_default: sdhci0-default {
  189. mux {
  190. groups = "sdio0_2_grp";
  191. function = "sdio0";
  192. };
  193. conf {
  194. groups = "sdio0_2_grp";
  195. slew-rate = <0>;
  196. io-standard = <1>;
  197. bias-disable;
  198. };
  199. mux-cd {
  200. groups = "gpio0_14_grp";
  201. function = "sdio0_cd";
  202. };
  203. conf-cd {
  204. groups = "gpio0_14_grp";
  205. bias-high-impedance;
  206. bias-pull-up;
  207. slew-rate = <0>;
  208. io-standard = <1>;
  209. };
  210. mux-wp {
  211. groups = "gpio0_15_grp";
  212. function = "sdio0_wp";
  213. };
  214. conf-wp {
  215. groups = "gpio0_15_grp";
  216. bias-high-impedance;
  217. bias-pull-up;
  218. slew-rate = <0>;
  219. io-standard = <1>;
  220. };
  221. };
  222. pinctrl_uart1_default: uart1-default {
  223. mux {
  224. groups = "uart1_10_grp";
  225. function = "uart1";
  226. };
  227. conf {
  228. groups = "uart1_10_grp";
  229. slew-rate = <0>;
  230. io-standard = <1>;
  231. };
  232. conf-rx {
  233. pins = "MIO49";
  234. bias-high-impedance;
  235. };
  236. conf-tx {
  237. pins = "MIO48";
  238. bias-disable;
  239. };
  240. };
  241. pinctrl_usb0_default: usb0-default {
  242. mux {
  243. groups = "usb0_0_grp";
  244. function = "usb0";
  245. };
  246. conf {
  247. groups = "usb0_0_grp";
  248. slew-rate = <0>;
  249. io-standard = <1>;
  250. };
  251. conf-rx {
  252. pins = "MIO29", "MIO31", "MIO36";
  253. bias-high-impedance;
  254. };
  255. conf-tx {
  256. pins = "MIO28", "MIO30", "MIO32", "MIO33", "MIO34",
  257. "MIO35", "MIO37", "MIO38", "MIO39";
  258. bias-disable;
  259. };
  260. };
  261. };
  262. &sdhci0 {
  263. status = "okay";
  264. pinctrl-names = "default";
  265. pinctrl-0 = <&pinctrl_sdhci0_default>;
  266. };
  267. &uart1 {
  268. status = "okay";
  269. pinctrl-names = "default";
  270. pinctrl-0 = <&pinctrl_uart1_default>;
  271. };
  272. &usb0 {
  273. status = "okay";
  274. dr_mode = "host";
  275. usb-phy = <&usb_phy0>;
  276. pinctrl-names = "default";
  277. pinctrl-0 = <&pinctrl_usb0_default>;
  278. };