zynq-cc108.dts 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Xilinx CC108 board DTS
  4. *
  5. * (C) Copyright 2007-2018 Xilinx, Inc.
  6. * (C) Copyright 2007-2013 Michal Simek
  7. * (C) Copyright 2007-2012 PetaLogix Qld Pty Ltd
  8. *
  9. * Michal SIMEK <[email protected]>
  10. */
  11. /dts-v1/;
  12. /include/ "zynq-7000.dtsi"
  13. / {
  14. model = "Xilinx CC108 board";
  15. compatible = "xlnx,zynq-cc108", "xlnx,zynq-7000";
  16. aliases {
  17. ethernet0 = &gem0;
  18. serial0 = &uart0;
  19. };
  20. chosen {
  21. bootargs = "";
  22. stdout-path = "serial0:115200n8";
  23. };
  24. memory@0 {
  25. device_type = "memory";
  26. reg = <0x0 0x20000000>;
  27. };
  28. usb_phy0: phy0 {
  29. compatible = "usb-nop-xceiv";
  30. #phy-cells = <0>;
  31. };
  32. usb_phy1: phy1 {
  33. compatible = "usb-nop-xceiv";
  34. #phy-cells = <0>;
  35. };
  36. };
  37. &gem0 {
  38. status = "okay";
  39. phy-mode = "rgmii-id";
  40. phy-handle = <&ethernet_phy>;
  41. ethernet_phy: ethernet-phy@1 {
  42. reg = <1>;
  43. device_type = "ethernet-phy";
  44. };
  45. };
  46. &sdhci1 {
  47. status = "okay";
  48. broken-cd ;
  49. wp-inverted ;
  50. };
  51. &uart0 {
  52. status = "okay";
  53. };
  54. &usb0 {
  55. status = "okay";
  56. dr_mode = "host";
  57. usb-phy = <&usb_phy0>;
  58. };
  59. &usb1 {
  60. status = "okay";
  61. dr_mode = "host";
  62. usb-phy = <&usb_phy1>;
  63. };