tegra20-medcom-wide.dts 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132
  1. // SPDX-License-Identifier: GPL-2.0
  2. /dts-v1/;
  3. #include "tegra20-tamonten.dtsi"
  4. / {
  5. model = "Avionic Design Medcom-Wide board";
  6. compatible = "ad,medcom-wide", "ad,tamonten", "nvidia,tegra20";
  7. aliases {
  8. serial0 = &uartd;
  9. };
  10. chosen {
  11. stdout-path = "serial0:115200n8";
  12. };
  13. pwm@7000a000 {
  14. status = "okay";
  15. };
  16. host1x@50000000 {
  17. dc@54200000 {
  18. rgb {
  19. status = "okay";
  20. nvidia,panel = <&panel>;
  21. };
  22. };
  23. };
  24. i2c@7000c000 {
  25. wm8903: wm8903@1a {
  26. compatible = "wlf,wm8903";
  27. reg = <0x1a>;
  28. interrupt-parent = <&gpio>;
  29. interrupts = <TEGRA_GPIO(X, 3) IRQ_TYPE_LEVEL_HIGH>;
  30. gpio-controller;
  31. #gpio-cells = <2>;
  32. micdet-cfg = <0>;
  33. micdet-delay = <100>;
  34. gpio-cfg = <0xffffffff
  35. 0xffffffff
  36. 0
  37. 0xffffffff
  38. 0xffffffff>;
  39. };
  40. };
  41. backlight: backlight {
  42. compatible = "pwm-backlight";
  43. pwms = <&pwm 0 5000000>;
  44. brightness-levels = <0 4 8 16 32 64 128 255>;
  45. default-brightness-level = <6>;
  46. /* close enough */
  47. power-supply = <&vdd_3v3_reg>;
  48. };
  49. panel: panel {
  50. compatible = "innolux,n156bge-l21";
  51. power-supply = <&vdd_1v8_reg>; // <&vdd_3v3_reg>;
  52. enable-gpios = <&gpio TEGRA_GPIO(B, 2) GPIO_ACTIVE_HIGH>;
  53. backlight = <&backlight>;
  54. };
  55. sound {
  56. compatible = "ad,tegra-audio-wm8903-medcom-wide",
  57. "nvidia,tegra-audio-wm8903";
  58. nvidia,model = "Avionic Design Medcom-Wide";
  59. nvidia,audio-routing =
  60. "Headphone Jack", "HPOUTR",
  61. "Headphone Jack", "HPOUTL",
  62. "Int Spk", "ROP",
  63. "Int Spk", "RON",
  64. "Int Spk", "LOP",
  65. "Int Spk", "LON",
  66. "Mic Jack", "MICBIAS",
  67. "IN1L", "Mic Jack";
  68. nvidia,i2s-controller = <&tegra_i2s1>;
  69. nvidia,audio-codec = <&wm8903>;
  70. nvidia,spkr-en-gpios = <&wm8903 2 GPIO_ACTIVE_HIGH>;
  71. nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_LOW>;
  72. clocks = <&tegra_car TEGRA20_CLK_PLL_A>,
  73. <&tegra_car TEGRA20_CLK_PLL_A_OUT0>,
  74. <&tegra_car TEGRA20_CLK_CDEV1>;
  75. clock-names = "pll_a", "pll_a_out0", "mclk";
  76. };
  77. vcc_24v_reg: regulator-24v0 {
  78. compatible = "regulator-fixed";
  79. regulator-name = "vcc_24v";
  80. regulator-min-microvolt = <24000000>;
  81. regulator-max-microvolt = <24000000>;
  82. regulator-always-on;
  83. };
  84. vdd_5v0_reg: regulator-5v0 {
  85. compatible = "regulator-fixed";
  86. regulator-name = "vdd_5v0";
  87. vin-supply = <&vcc_24v_reg>;
  88. regulator-min-microvolt = <5000000>;
  89. regulator-max-microvolt = <5000000>;
  90. regulator-always-on;
  91. };
  92. vdd_3v3_reg: regulator-3v3 {
  93. compatible = "regulator-fixed";
  94. regulator-name = "vdd_3v3";
  95. vin-supply = <&vcc_24v_reg>;
  96. regulator-min-microvolt = <3300000>;
  97. regulator-max-microvolt = <3300000>;
  98. regulator-always-on;
  99. };
  100. vdd_1v8_reg: regulator-1v8 {
  101. compatible = "regulator-fixed";
  102. regulator-name = "vdd_1v8";
  103. vin-supply = <&vdd_3v3_reg>;
  104. regulator-min-microvolt = <1800000>;
  105. regulator-max-microvolt = <1800000>;
  106. regulator-always-on;
  107. };
  108. };