ste-hrefprev60.dtsi 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright 2012 ST-Ericsson AB
  4. *
  5. * Device Tree for the HREF+ prior to the v60 variant.
  6. */
  7. #include "ste-href-ab8500.dtsi"
  8. #include "ste-href.dtsi"
  9. / {
  10. gpio_keys {
  11. button@1 {
  12. gpios = <&tc3589x_gpio 7 GPIO_ACTIVE_HIGH>;
  13. };
  14. };
  15. soc {
  16. /* Enable UART1 on this board */
  17. uart@80121000 {
  18. status = "okay";
  19. };
  20. i2c@80004000 {
  21. tps61052@33 {
  22. compatible = "ti,tps61052";
  23. reg = <0x33>;
  24. };
  25. tc35892@42 {
  26. compatible = "toshiba,tc35892";
  27. reg = <0x42>;
  28. interrupt-parent = <&gpio6>;
  29. interrupts = <25 IRQ_TYPE_EDGE_RISING>;
  30. pinctrl-names = "default";
  31. pinctrl-0 = <&tc35892_hrefprev60_mode>;
  32. interrupt-controller;
  33. #interrupt-cells = <1>;
  34. tc3589x_gpio: tc3589x_gpio {
  35. compatible = "tc3589x-gpio";
  36. interrupts = <0>;
  37. interrupt-controller;
  38. #interrupt-cells = <2>;
  39. gpio-controller;
  40. #gpio-cells = <2>;
  41. };
  42. };
  43. };
  44. spi@80002000 {
  45. /*
  46. * On the first generation boards, this SSP/SPI port was connected
  47. * to the AB8500.
  48. */
  49. pinctrl-names = "default";
  50. pinctrl-0 = <&ssp0_hrefprev60_mode>;
  51. status = "okay";
  52. };
  53. // External Micro SD slot
  54. mmc@80126000 {
  55. cd-gpios = <&tc3589x_gpio 3 GPIO_ACTIVE_HIGH>;
  56. };
  57. pinctrl {
  58. /* Set this up using hogs */
  59. pinctrl-names = "default";
  60. pinctrl-0 = <&ipgpio_hrefprev60_mode>;
  61. ssp0 {
  62. ssp0_hrefprev60_mode: ssp0_hrefprev60_default {
  63. hrefprev60_mux {
  64. function = "ssp0";
  65. groups = "ssp0_a_1";
  66. };
  67. hrefprev60_cfg1 {
  68. pins = "GPIO145_C13"; /* RXD */
  69. ste,config = <&in_pd>;
  70. };
  71. };
  72. };
  73. sdi0 {
  74. /* This additional pin needed on early MOP500 and HREFs previous to v60 */
  75. sdi0_default_mode: sdi0_default {
  76. hrefprev60_mux {
  77. function = "mc0";
  78. groups = "mc0dat31dir_a_1";
  79. };
  80. hrefprev60_cfg1 {
  81. pins = "GPIO21_AB3"; /* DAT31DIR */
  82. ste,config = <&out_hi>;
  83. };
  84. };
  85. };
  86. tc35892 {
  87. tc35892_hrefprev60_mode: tc35892_hrefprev60 {
  88. hrefprev60_cfg {
  89. pins = "GPIO217_AH12";
  90. ste,config = <&gpio_in_pu>;
  91. };
  92. };
  93. };
  94. ipgpio {
  95. ipgpio_hrefprev60_mode: ipgpio_hrefprev60 {
  96. hrefprev60_mux {
  97. function = "ipgpio";
  98. groups = "ipgpio0_c_1", "ipgpio1_c_1";
  99. };
  100. hrefprev60_cfg1 {
  101. pins = "GPIO6_AF6", "GPIO7_AG5";
  102. ste,config = <&in_pu>;
  103. };
  104. };
  105. };
  106. };
  107. };
  108. };