spear3xx.dtsi 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * DTS file for all SPEAr3xx SoCs
  4. *
  5. * Copyright 2012 Viresh Kumar <[email protected]>
  6. */
  7. / {
  8. #address-cells = <1>;
  9. #size-cells = <1>;
  10. interrupt-parent = <&vic>;
  11. cpus {
  12. #address-cells = <0>;
  13. #size-cells = <0>;
  14. cpu {
  15. compatible = "arm,arm926ej-s";
  16. device_type = "cpu";
  17. };
  18. };
  19. memory {
  20. device_type = "memory";
  21. reg = <0 0x40000000>;
  22. };
  23. ahb {
  24. #address-cells = <1>;
  25. #size-cells = <1>;
  26. compatible = "simple-bus";
  27. ranges = <0xd0000000 0xd0000000 0x30000000>;
  28. vic: interrupt-controller@f1100000 {
  29. compatible = "arm,pl190-vic";
  30. interrupt-controller;
  31. reg = <0xf1100000 0x1000>;
  32. #interrupt-cells = <1>;
  33. };
  34. dma@fc400000 {
  35. compatible = "arm,pl080", "arm,primecell";
  36. reg = <0xfc400000 0x1000>;
  37. interrupt-parent = <&vic>;
  38. interrupts = <8>;
  39. status = "disabled";
  40. };
  41. gmac: eth@e0800000 {
  42. compatible = "snps,dwmac-3.40a";
  43. reg = <0xe0800000 0x8000>;
  44. interrupts = <23 22>;
  45. interrupt-names = "macirq", "eth_wake_irq";
  46. phy-mode = "mii";
  47. status = "disabled";
  48. };
  49. smi: flash@fc000000 {
  50. compatible = "st,spear600-smi";
  51. #address-cells = <1>;
  52. #size-cells = <1>;
  53. reg = <0xfc000000 0x1000>;
  54. interrupts = <9>;
  55. status = "disabled";
  56. };
  57. spi0: spi@d0100000 {
  58. compatible = "arm,pl022", "arm,primecell";
  59. reg = <0xd0100000 0x1000>;
  60. interrupts = <20>;
  61. #address-cells = <1>;
  62. #size-cells = <0>;
  63. status = "disabled";
  64. };
  65. ehci@e1800000 {
  66. compatible = "st,spear600-ehci", "usb-ehci";
  67. reg = <0xe1800000 0x1000>;
  68. interrupts = <26>;
  69. status = "disabled";
  70. };
  71. ohci@e1900000 {
  72. compatible = "st,spear600-ohci", "usb-ohci";
  73. reg = <0xe1900000 0x1000>;
  74. interrupts = <25>;
  75. status = "disabled";
  76. };
  77. ohci@e2100000 {
  78. compatible = "st,spear600-ohci", "usb-ohci";
  79. reg = <0xe2100000 0x1000>;
  80. interrupts = <27>;
  81. status = "disabled";
  82. };
  83. apb {
  84. #address-cells = <1>;
  85. #size-cells = <1>;
  86. compatible = "simple-bus";
  87. ranges = <0xd0000000 0xd0000000 0x30000000>;
  88. gpio0: gpio@fc980000 {
  89. compatible = "arm,pl061", "arm,primecell";
  90. reg = <0xfc980000 0x1000>;
  91. interrupts = <11>;
  92. gpio-controller;
  93. #gpio-cells = <2>;
  94. interrupt-controller;
  95. #interrupt-cells = <2>;
  96. status = "disabled";
  97. };
  98. i2c0: i2c@d0180000 {
  99. #address-cells = <1>;
  100. #size-cells = <0>;
  101. compatible = "snps,designware-i2c";
  102. reg = <0xd0180000 0x1000>;
  103. interrupts = <21>;
  104. status = "disabled";
  105. };
  106. rtc@fc900000 {
  107. compatible = "st,spear600-rtc";
  108. reg = <0xfc900000 0x1000>;
  109. interrupts = <10>;
  110. status = "disabled";
  111. };
  112. serial@d0000000 {
  113. compatible = "arm,pl011", "arm,primecell";
  114. reg = <0xd0000000 0x1000>;
  115. interrupts = <19>;
  116. status = "disabled";
  117. };
  118. wdt@fc880000 {
  119. compatible = "arm,sp805", "arm,primecell";
  120. reg = <0xfc880000 0x1000>;
  121. interrupts = <12>;
  122. status = "disabled";
  123. };
  124. timer@f0000000 {
  125. compatible = "st,spear-timer";
  126. reg = <0xf0000000 0x400>;
  127. interrupts = <2>;
  128. };
  129. };
  130. };
  131. };