spear1340-evb.dts 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * DTS file for SPEAr1340 Evaluation Baord
  4. *
  5. * Copyright 2012 Viresh Kumar <[email protected]>
  6. */
  7. /dts-v1/;
  8. /include/ "spear1340.dtsi"
  9. / {
  10. model = "ST SPEAr1340 Evaluation Board";
  11. compatible = "st,spear1340-evb", "st,spear1340";
  12. #address-cells = <1>;
  13. #size-cells = <1>;
  14. memory {
  15. reg = <0 0x40000000>;
  16. };
  17. ahb {
  18. pinmux@e0700000 {
  19. pinctrl-names = "default";
  20. pinctrl-0 = <&state_default>;
  21. state_default: pinmux {
  22. pads_as_gpio {
  23. st,pins = "pads_as_gpio_grp";
  24. st,function = "pads_as_gpio";
  25. };
  26. fsmc {
  27. st,pins = "fsmc_8bit_grp";
  28. st,function = "fsmc";
  29. };
  30. uart0 {
  31. st,pins = "uart0_grp";
  32. st,function = "uart0";
  33. };
  34. i2c0 {
  35. st,pins = "i2c0_grp";
  36. st,function = "i2c0";
  37. };
  38. i2c1 {
  39. st,pins = "i2c1_grp";
  40. st,function = "i2c1";
  41. };
  42. spdif-in {
  43. st,pins = "spdif_in_grp";
  44. st,function = "spdif_in";
  45. };
  46. spdif-out {
  47. st,pins = "spdif_out_grp";
  48. st,function = "spdif_out";
  49. };
  50. ssp0 {
  51. st,pins = "ssp0_grp", "ssp0_cs1_grp", "ssp0_cs2_grp", "ssp0_cs3_grp";
  52. st,function = "ssp0";
  53. };
  54. smi-pmx {
  55. st,pins = "smi_grp";
  56. st,function = "smi";
  57. };
  58. i2s {
  59. st,pins = "i2s_in_grp", "i2s_out_grp";
  60. st,function = "i2s";
  61. };
  62. gmac {
  63. st,pins = "gmii_grp", "rgmii_grp";
  64. st,function = "gmac";
  65. };
  66. cam0 {
  67. st,pins = "cam0_grp";
  68. st,function = "cam0";
  69. };
  70. cam1 {
  71. st,pins = "cam1_grp";
  72. st,function = "cam1";
  73. };
  74. cam2 {
  75. st,pins = "cam2_grp";
  76. st,function = "cam2";
  77. };
  78. cam3 {
  79. st,pins = "cam3_grp";
  80. st,function = "cam3";
  81. };
  82. cec0 {
  83. st,pins = "cec0_grp";
  84. st,function = "cec0";
  85. };
  86. cec1 {
  87. st,pins = "cec1_grp";
  88. st,function = "cec1";
  89. };
  90. sdhci {
  91. st,pins = "sdhci_grp";
  92. st,function = "sdhci";
  93. };
  94. clcd {
  95. st,pins = "clcd_grp";
  96. st,function = "clcd";
  97. };
  98. sata {
  99. st,pins = "sata_grp";
  100. st,function = "sata";
  101. };
  102. pcie {
  103. st,pins = "pcie_grp";
  104. st,function = "pcie";
  105. };
  106. };
  107. };
  108. ahci@b1000000 {
  109. status = "okay";
  110. };
  111. miphy@eb800000 {
  112. status = "okay";
  113. };
  114. dma@ea800000 {
  115. status = "okay";
  116. };
  117. dma@eb000000 {
  118. status = "okay";
  119. };
  120. fsmc: flash@b0000000 {
  121. status = "okay";
  122. partition@0 {
  123. label = "xloader";
  124. reg = <0x0 0x200000>;
  125. };
  126. partition@200000 {
  127. label = "u-boot";
  128. reg = <0x200000 0x200000>;
  129. };
  130. partition@400000 {
  131. label = "environment";
  132. reg = <0x400000 0x100000>;
  133. };
  134. partition@500000 {
  135. label = "dtb";
  136. reg = <0x500000 0x100000>;
  137. };
  138. partition@600000 {
  139. label = "linux";
  140. reg = <0x600000 0xC00000>;
  141. };
  142. partition@1200000 {
  143. label = "rootfs";
  144. reg = <0x1200000 0x0>;
  145. };
  146. };
  147. gmac0: eth@e2000000 {
  148. phy-mode = "rgmii";
  149. status = "okay";
  150. };
  151. sdhci@b3000000 {
  152. status = "okay";
  153. };
  154. smi: flash@ea000000 {
  155. status = "okay";
  156. clock-rate = <50000000>;
  157. flash@e6000000 {
  158. #address-cells = <1>;
  159. #size-cells = <1>;
  160. reg = <0xe6000000 0x800000>;
  161. st,smi-fast-mode;
  162. partition@0 {
  163. label = "xloader";
  164. reg = <0x0 0x10000>;
  165. };
  166. partition@10000 {
  167. label = "u-boot";
  168. reg = <0x10000 0x50000>;
  169. };
  170. partition@60000 {
  171. label = "environment";
  172. reg = <0x60000 0x10000>;
  173. };
  174. partition@70000 {
  175. label = "dtb";
  176. reg = <0x70000 0x10000>;
  177. };
  178. partition@80000 {
  179. label = "linux";
  180. reg = <0x80000 0x310000>;
  181. };
  182. partition@390000 {
  183. label = "rootfs";
  184. reg = <0x390000 0x0>;
  185. };
  186. };
  187. };
  188. ehci@e4800000 {
  189. status = "okay";
  190. };
  191. gpio_keys {
  192. compatible = "gpio-keys";
  193. #address-cells = <1>;
  194. #size-cells = <0>;
  195. button@1 {
  196. label = "wakeup";
  197. linux,code = <0x100>;
  198. gpios = <&gpio1 1 0x4>;
  199. debounce-interval = <20>;
  200. wakeup-source;
  201. };
  202. };
  203. ehci@e5800000 {
  204. status = "okay";
  205. };
  206. i2s0: i2s-play@b2400000 {
  207. status = "okay";
  208. };
  209. i2s1: i2s-rec@b2000000 {
  210. status = "okay";
  211. };
  212. incodec: dir-hifi {
  213. compatible = "dummy,dir-hifi";
  214. status = "okay";
  215. };
  216. ohci@e4000000 {
  217. status = "okay";
  218. };
  219. ohci@e5000000 {
  220. status = "okay";
  221. };
  222. outcodec: dit-hifi {
  223. compatible = "dummy,dit-hifi";
  224. status = "okay";
  225. };
  226. sound {
  227. compatible = "spear,spear-evb";
  228. audio-controllers = <&spdif0 &spdif1 &i2s0 &i2s1>;
  229. audio-codecs = <&incodec &outcodec &sta529 &sta529>;
  230. codec_dai_name = "dir-hifi", "dit-hifi", "sta529-audio", "sta529-audio";
  231. stream_name = "spdif-cap", "spdif-play", "i2s-play", "i2s-cap";
  232. dai_name = "spdifin-pcm", "spdifout-pcm", "i2s0-pcm", "i2s1-pcm";
  233. nr_controllers = <4>;
  234. status = "okay";
  235. };
  236. spdif0: spdif-in@d0100000 {
  237. status = "okay";
  238. };
  239. spdif1: spdif-out@d0000000 {
  240. status = "okay";
  241. };
  242. apb {
  243. adc@e0080000 {
  244. status = "okay";
  245. };
  246. i2s-play@b2400000 {
  247. status = "okay";
  248. };
  249. i2s-rec@b2000000 {
  250. status = "okay";
  251. };
  252. gpio0: gpio@e0600000 {
  253. status = "okay";
  254. };
  255. gpio1: gpio@e0680000 {
  256. status = "okay";
  257. };
  258. gpio@e2800000 {
  259. status = "okay";
  260. };
  261. i2c0: i2c@e0280000 {
  262. status = "okay";
  263. sta529: sta529@1a {
  264. compatible = "st,sta529";
  265. reg = <0x1a>;
  266. };
  267. };
  268. i2c1: i2c@b4000000 {
  269. status = "okay";
  270. eeprom0@56 {
  271. compatible = "st,eeprom";
  272. reg = <0x56>;
  273. };
  274. stmpe801@41 {
  275. compatible = "st,stmpe801";
  276. #address-cells = <1>;
  277. #size-cells = <0>;
  278. reg = <0x41>;
  279. interrupts = <4 0x4>;
  280. interrupt-parent = <&gpio0>;
  281. irq-trigger = <0x2>;
  282. stmpegpio: stmpe_gpio {
  283. compatible = "st,stmpe-gpio";
  284. gpio-controller;
  285. #gpio-cells = <2>;
  286. };
  287. };
  288. };
  289. kbd@e0300000 {
  290. linux,keymap = < 0x00000001
  291. 0x00010002
  292. 0x00020003
  293. 0x00030004
  294. 0x00040005
  295. 0x00050006
  296. 0x00060007
  297. 0x00070008
  298. 0x00080009
  299. 0x0100000a
  300. 0x0101000c
  301. 0x0102000d
  302. 0x0103000e
  303. 0x0104000f
  304. 0x01050010
  305. 0x01060011
  306. 0x01070012
  307. 0x01080013
  308. 0x02000014
  309. 0x02010015
  310. 0x02020016
  311. 0x02030017
  312. 0x02040018
  313. 0x02050019
  314. 0x0206001a
  315. 0x0207001b
  316. 0x0208001c
  317. 0x0300001d
  318. 0x0301001e
  319. 0x0302001f
  320. 0x03030020
  321. 0x03040021
  322. 0x03050022
  323. 0x03060023
  324. 0x03070024
  325. 0x03080025
  326. 0x04000026
  327. 0x04010027
  328. 0x04020028
  329. 0x04030029
  330. 0x0404002a
  331. 0x0405002b
  332. 0x0406002c
  333. 0x0407002d
  334. 0x0408002e
  335. 0x0500002f
  336. 0x05010030
  337. 0x05020031
  338. 0x05030032
  339. 0x05040033
  340. 0x05050034
  341. 0x05060035
  342. 0x05070036
  343. 0x05080037
  344. 0x06000038
  345. 0x06010039
  346. 0x0602003a
  347. 0x0603003b
  348. 0x0604003c
  349. 0x0605003d
  350. 0x0606003e
  351. 0x0607003f
  352. 0x06080040
  353. 0x07000041
  354. 0x07010042
  355. 0x07020043
  356. 0x07030044
  357. 0x07040045
  358. 0x07050046
  359. 0x07060047
  360. 0x07070048
  361. 0x07080049
  362. 0x0800004a
  363. 0x0801004b
  364. 0x0802004c
  365. 0x0803004d
  366. 0x0804004e
  367. 0x0805004f
  368. 0x08060050
  369. 0x08070051
  370. 0x08080052 >;
  371. autorepeat;
  372. st,mode = <0>;
  373. suspended_rate = <2000000>;
  374. status = "okay";
  375. };
  376. rtc@e0580000 {
  377. status = "okay";
  378. };
  379. serial@e0000000 {
  380. status = "okay";
  381. pinctrl-names = "default";
  382. pinctrl-0 = <>;
  383. };
  384. serial@b4100000 {
  385. status = "okay";
  386. pinctrl-names = "default";
  387. pinctrl-0 = <>;
  388. };
  389. spi0: spi@e0100000 {
  390. status = "okay";
  391. num-cs = <3>;
  392. cs-gpios = <&gpiopinctrl 80 0>, <&gpiopinctrl 24 0>,
  393. <&gpiopinctrl 85 0>;
  394. flash@0 {
  395. compatible = "m25p80";
  396. reg = <0>;
  397. spi-max-frequency = <12000000>;
  398. spi-cpol;
  399. spi-cpha;
  400. pl022,hierarchy = <0>;
  401. pl022,interface = <0>;
  402. pl022,slave-tx-disable;
  403. pl022,com-mode = <0x2>;
  404. pl022,rx-level-trig = <0>;
  405. pl022,tx-level-trig = <0>;
  406. pl022,ctrl-len = <0x11>;
  407. pl022,wait-state = <0>;
  408. pl022,duplex = <0>;
  409. };
  410. stmpe610@1 {
  411. compatible = "st,stmpe610";
  412. spi-max-frequency = <1000000>;
  413. spi-cpha;
  414. reg = <1>;
  415. pl022,hierarchy = <0>;
  416. pl022,interface = <0>;
  417. pl022,slave-tx-disable;
  418. pl022,com-mode = <0>;
  419. pl022,rx-level-trig = <0>;
  420. pl022,tx-level-trig = <0>;
  421. pl022,ctrl-len = <0x7>;
  422. pl022,wait-state = <0>;
  423. pl022,duplex = <0>;
  424. interrupts = <100 0>;
  425. interrupt-parent = <&gpiopinctrl>;
  426. irq-trigger = <0x2>;
  427. #address-cells = <1>;
  428. #size-cells = <0>;
  429. stmpe_touchscreen {
  430. compatible = "st,stmpe-ts";
  431. ts,sample-time = <4>;
  432. ts,mod-12b = <1>;
  433. ts,ref-sel = <0>;
  434. ts,adc-freq = <1>;
  435. ts,ave-ctrl = <1>;
  436. ts,touch-det-delay = <2>;
  437. ts,settling = <2>;
  438. ts,fraction-z = <7>;
  439. ts,i-drive = <1>;
  440. };
  441. };
  442. };
  443. timer@ec800600 {
  444. status = "okay";
  445. };
  446. wdt@ec800620 {
  447. status = "okay";
  448. };
  449. };
  450. };
  451. };